Configurable in-memory computing architecture based on dual-port SRAM.

A 28-nm 9T SRAM-based CIM macro with capacitance weighting module and redundant array-assisted ADC.