Integrating Gaze Tracking and Head-Motion Prediction for Mobile Device Authentication: A Proof of Concept.
Sensors, 2018
More-Than-Moore: 3D heterogeneous integration into CMOS technologies.
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 12th IEEE International Conference on Nano/Micro Engineered and Molecular Systems, 2017
Optimization of suspended graphene NEMS devices for electrostatic discharge applications.
Proceedings of the 12th IEEE International Conference on Nano/Micro Engineered and Molecular Systems, 2017
A Systematic Study of ESD Protection Co-Design With High-Speed and High-Frequency ICs in 28 nm CMOS.
,
,
,
,
,
,
,
,
,
,
,
,
IEEE Trans. Circuits Syst. I Regul. Pap., 2016
TLP evaluation of ESD protection capability of graphene micro-ribbons for ICs.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015
Function-based ESD protection circuit design verification for BGA pad-ring array.
Proceedings of the 2015 IEEE 11th International Conference on ASIC, 2015
Concurrent Design Analysis of High-Linearity SP10T Switch With 8.5 kV ESD Protection.
,
,
,
,
,
,
,
,
,
,
,
,
IEEE J. Solid State Circuits, 2014
Scalable behavior modeling for SCR based ESD protection structures for circuit simulation.
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014
Post-Si Programmable ESD Protection Circuit Design: Mechanisms and Analysis.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
IEEE J. Solid State Circuits, 2013
Heterogeneous integration of nano enabling devices for 3D ICs.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the International Symposium on Low Power Electronics and Design (ISLPED), 2013
Design and analysis of full-chip HV ESD protection in BCD30V for mixed-signal ICs.
,
,
,
,
,
,
,
,
,
,
Proceedings of the 2013 IEEE International Symposium on Circuits and Systems (ISCAS2013), 2013
Scalable behavior modeling for 3D field-programmable ESD protection structures.
Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, 2013
A smartphone SP10T T/R switch in 180-nm SOI CMOS with 8kV+ ESD protection by co-design.
,
,
,
,
,
,
,
,
,
,
Proceedings of the IEEE 2013 Custom Integrated Circuits Conference, 2013
A design technique overview on broadband RF ESD protection circuit designs.
Proceedings of the 55th IEEE International Midwest Symposium on Circuits and Systems, 2012