Online CORDIC algorithm and VLSI architecture for implementing QR-array processors.
IEEE Trans. Signal Process., 2000
VLSI algorithms and architectures for DSP arithemetic computations.
PhD thesis, 1995
New algorithms and VLSI architectures for SRT division and square root.
Proceedings of the 11th Symposium on Computer Arithmetic, 29 June, 1993