2017
A high-resolution pipeline time-to-digital converter in 0.18μm CMOS technology.
[DOI]
Yongsheng Wang
,
Qiao Ye
,
Han Zhao
,
Xiaowei Liu
Proceedings of the 12th IEEE International Conference on ASIC, 2017