Out-of-order execution in sequentially consistent shared-memory systems: Theory and experiments.
J. Comput. Sci. Technol., 1998
Out-of-order execution in sequentially consistent shared-memory systems.
SIGARCH Comput. Archit. News, 1997
Event Ordering Condition for Correct Executions in Shared-Memory Systems.
Proceedings of the 1996 International Symposium on Parallel Architectures, 1996
A maximum time difference pipelined arithmetic unit based on CMOS gate array.
J. Comput. Sci. Technol., 1995