A 28 nm CMOS Dual-Band Concurrent WLAN and Narrow Band Transmitter With On-Chip Feedforward TX-to-TX Interference Cancellation Path for Low Antenna-to-Antenna Isolation in IoT Devices.
,
,
,
,
,
,
,
,
,
,
IEEE J. Solid State Circuits, May, 2024
13.7 A 0.23mm<sup>2</sup> digital power amplifier with hybrid time/amplitude control achieving 22.5dBm at 28% PAE for 802.11g.
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017
9.4 A 2×2 WLAN and Bluetooth combo SoC in 28nm CMOS with on-chip WLAN digital power amplifier, integrated 2G/BT SP3T switch and BT pulling cancelation.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 2016 IEEE International Solid-State Circuits Conference, 2016
A VDSL2 CPE AFE in 0.15µm CMOS with integrated line driver.
Proceedings of the IEEE International Solid-State Circuits Conference, 2009
Optimal offset averaging for flash and folding A/D converters.
Proceedings of the 2004 International Symposium on Circuits and Systems, 2004