Architecture Challenges for Heterogeneous Processors in Embedded SoCs.
Proceedings of the IEEE Asian Solid-State Circuits Conference, 2023
Architecture and Interface for Collaborating with a Group of Agents in an Adversarial Game.
Proceedings of the 9th International Congress on Advanced Applied Informatics, 2020
A Single-Planner Approach to Multi-Modal Humanoid Mobility.
Proceedings of the 2018 IEEE International Conference on Robotics and Automation, 2018
3.5 A 40nm flash microcontroller with 0.80µs field-oriented-control intelligent motor timer and functional safety system for next-generation EV/HEV.
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017
Compact ROSA for 100-Gb/s (4 × 25 Gb/s) Ethernet with a PLC-based AWG demultiplexer.
Proceedings of the 2013 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference (OFC/NFOEC), 2013
A 45-nm 37.3 GOPS/W Heterogeneous Multi-Core SOC with 16/32 Bit Instruction-Set General-Purpose Core.
,
,
,
,
,
,
,
,
,
,
,
IEICE Trans. Electron., 2011
A 45nm 37.3GOPS/W heterogeneous multi-core SoC.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the IEEE International Solid-State Circuits Conference, 2010
Domain Partitioning Technology for Embedded Multicore Processors.
IEEE Micro, 2009
A 65 nm Single-Chip Application and Dual-Mode Baseband Processor With Partial Clock Activation and IP-MMU.
,
,
,
,
,
,
,
,
,
,
,
,
IEEE J. Solid State Circuits, 2009
Green Multicore-SoC Software-Execution Framework with Timely-Power-Gating Scheme.
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the ICPP 2009, 2009
A 65nm dual-mode baseband and multimedia application processor SoC with advanced power and memory management.
Proceedings of the 14th Asia South Pacific Design Automation Conference, 2009
An 8640 MIPS SoC with Independent Power-Off Control of 8 CPUs and 8 RAMs by An Automatic Parallelizing Compiler.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 2008 IEEE International Solid-State Circuits Conference, 2008
Bari-bari-II: Jack-up rescue robot with debris opening function.
Proceedings of the 2008 IEEE International Conference on Robotics and Automation, 2008
A 390MHz Single-Chip Application and Dual-Mode Baseband Processor in 90nm Triple-Vt CMOS.
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 2007 IEEE International Solid-State Circuits Conference, 2007
A Power Management Scheme Controlling 20 Power Domains for a Single-Chip Mobile Processor.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 2006 IEEE International Solid State Circuits Conference, 2006
SH-MobileG1: A single-chip application and dual-mode baseband processor.
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 2006 IEEE Hot Chips 18 Symposium (HCS), 2006
Hierarchical power distribution and power management scheme for a single chip mobile processor.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 43rd Design Automation Conference, 2006
Low Power Multiplication Algorithm for Switching Activity Reduction through Operand Decomposition.
Proceedings of the 21st International Conference on Computer Design (ICCD 2003), 2003
Efficient Initial Approximation for Multiplicative Division and Square Root by a Multiplication with Operand Modification.
IEEE Trans. Computers, 1997
Square Rooting by Iterative Multiply-Additions.
Inf. Process. Lett., 1996
Efficient Initial Approximation and Fast Converging Methods for Division and Square Root.
Proceedings of the 12th Symposium on Computer Arithmetic (ARITH-12 '95), 1995
Dynamic two-dimensional parallel simulation technique for high-speed fault simulation on a vector processor.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1990