A 1ynm 1.25V 8Gb, 16Gb/s/pin GDDR6-based Accelerator-in-Memory supporting 1TFLOPS MAC Operation and Various Activation Functions for Deep-Learning Applications.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the IEEE International Solid-State Circuits Conference, 2022
Fail Memory Configuration Set for RA Estimation.
Proceedings of the IEEE International Test Conference, 2020
An Efficient BIRA Utilizing Characteristics of Spare Pivot Faults.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2019
Fast Built-In Redundancy Analysis Based on Sequential Spare Line Allocation.
IEEE Trans. Reliab., 2018
Fault Group Pattern Matching With Efficient Early Termination for High-Speed Redundancy Analysis.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2018
A Statistic-Based Scan Chain Reordering for Energy-Quality Scalable Scan Test.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2018
2-D Failure Bitmap Compression Using Line Fault Marking Method.
Proceedings of the International SoC Design Conference, 2018
Hardware-Efficient Built-In Redundancy Analysis for Memory With Various Spares.
IEEE Trans. Very Large Scale Integr. Syst., 2017
An efficient built-in self-repair scheme for area reduction.
Proceedings of the International SoC Design Conference, 2017
A Survey of Repair Analysis Algorithms for Memories.
ACM Comput. Surv., 2016
Discussion of cost-effective redundancy architectures.
Proceedings of the International SoC Design Conference, 2016
Near optimal repair rate built-in redundancy analysis with very small hardware overhead.
Proceedings of the Sixteenth International Symposium on Quality Electronic Design, 2015
A Delay Test Architecture for TSV With Resistive Open Defects in 3-D Stacked Memories.
IEEE Trans. Very Large Scale Integr. Syst., 2014
A Die Selection and Matching Method with Two Stages for Yield Enhancement of 3-D Memories.
Proceedings of the 22nd Asian Test Symposium, 2013