23.5 A 4Gb LPDDR2 STT-MRAM with compact 9F2 1T1MTJ cell and hierarchical bitline architecture.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017
Memory design using a one-transistor gain cell on SOI.
IEEE J. Solid State Circuits, 2002
Low-power on-chip supply voltage conversion scheme for ultrahigh-density DRAMs.
IEEE J. Solid State Circuits, April, 1993