1997
Circuit techniques in a 266-MHz MMX-enabled processor.
IEEE J. Solid State Circuits, 1997

1993
A 6-ns cycle 256-kb cache memory and memory management unit.
IEEE J. Solid State Circuits, November, 1993