×
1997
Circuit techniques in a 266-MHz MMX-enabled processor.
[DOI]
Don Draper
,
Matt Crowley
,
John Holst
,
Greg Favor
,
Albrecht Schoy
,
Jeff Trull
,
Amos Ben-Meir
,
Rajesh Khanna
,
Dennis Wendell
,
Ravi Krishna
,
Joe Nolan
,
Dhiraj Mallick
,
Hamid Partovi
,
Mark Roberts
,
Mark Johnson
,
Thomas H. Lee
IEEE J. Solid State Circuits, 1997
1993
A 6-ns cycle 256-kb cache memory and memory management unit.
[DOI]
Raymond A. Heald
,
John Holst
IEEE J. Solid State Circuits, November, 1993