Interleaved Incremental/Decremental Support Vector Machine for Embedded System.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2019
Hardware transactional memory architecture with adaptive version management for multi-processor FPGA platforms.
J. Syst. Archit., 2017
Adaptive Configurable Transactional Memory for Multi-processor FPGA Platforms.
Proceedings of the 23rd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2015
Hardware transactional memory on multi-processor FPGA platform.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014