Real-Time Scalable Cortical Computing at 46 Giga-Synaptic OPS/Watt with ~100× Speedup in Time-to-Solution and ~100, 000× Reduction in Energy-to-Solution.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the International Conference for High Performance Computing, 2014
On-chip jitter and oscilloscope circuits using an asynchronous sample clock.
Proceedings of the ESSCIRC 2008, 2008
An on-chip dual supply charge pump system for 45nm PD SOI eDRAM.
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the ESSCIRC 2008, 2008
A 1V 18GHz Clock Generator in a 65nm PD-SOI Technology.
Proceedings of the 2007 IEEE International Solid-State Circuits Conference, 2007
Requirement-based design methods for adaptive communications links.
Proceedings of the 41th Design Automation Conference, 2004
A semi-custom voltage-island technique and its application to high-speed serial links.
Proceedings of the 2003 International Symposium on Low Power Electronics and Design, 2003
A 1.0-GHz single-issue 64-bit powerPC integer processor.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
IEEE J. Solid State Circuits, 1998
Design methodology for a 1.0 GHz microprocessor.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the International Conference on Computer Design: VLSI in Computers and Processors, 1998