5.12 Tbps Co-Packaged FPGA and Silicon Photonics Interconnect I/O.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits 2022), 2022
Monolithic Microring-based WDM Optical I/O for Heterogeneous Computing.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 2021 Symposium on VLSI Circuits, Kyoto, Japan, June 13-19, 2021, 2021
An Error-free 1 Tbps WDM Optical I/O Chiplet and Multi-wavelength Multi-port Laser.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the Optical Fiber Communications Conference and Exhibition, 2021
8 Tbps Co-Packaged FPGA and Silicon Photonics Optical IO.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the Optical Fiber Communications Conference and Exhibition, 2021
Pruning Convolutional Neural Networks via Stochastic Gradient Hard Thresholding.
Proceedings of the Pattern Recognition and Computer Vision - Second Chinese Conference, 2019