Process variation aware clock tree routing.
Proceedings of the 2003 International Symposium on Physical Design, 2003
A hierarchical decomposition methodology for multistage clock circuits.
Proceedings of the 1997 IEEE/ACM International Conference on Computer-Aided Design, 1997