Impact of Worst-Case Excitation for DDR interface Signal and Power Integrity Co-Simulation.