2018
Exploiting built-in delay lines for applying launch-on-capture at-speed testing on self-timed circuits.
Proceedings of the 36th IEEE VLSI Test Symposium, 2018