New product identification and design through super-system trimming.
Comput. Ind. Eng., 2017
A 2.6mm<sup>2</sup> 0.19nJ/pixel VP9 and multi-standard decoder LSI for Android 4K TV applications.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the ESSCIRC Conference 2016: 42<sup>nd</sup> European Solid-State Circuits Conference, 2016
Energy and area efficient hardware implementation of 4K Main-10 HEVC decoder in Ultra-HD Blu-ray player and TV systems.
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 2015 IEEE International Conference on Multimedia and Expo, 2015
A novel approach for digital waveform compression.
Proceedings of the 2003 Asia and South Pacific Design Automation Conference, 2003
Power Analysis of Bipartition and Dual-Encoding Architecture for Pipelined Circuits.
Proceedings of the 20th International Conference on Computer Design (ICCD 2002), 2002
Energy analysis of bipartition architecture for pipelined circuits.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems 2002, 2002