2025
Enabling a Portable Brain Computer Interface for Rehabilitation of Spinal Cord Injuries.
Proceedings of the Design, Automation & Test in Europe Conference, 2025
Low-Power Feature Extraction for BCI Applications Using Approximate Continuous Wavelet Transform.
Proceedings of the 13th International Conference on Brain-Computer Interface, 2025
2024
Dedicated Hardware Accelerators for Processing of Sparse Matrices and Vectors: A Survey.
ACM Trans. Archit. Code Optim., June, 2024
City-Scale Multi-Camera Vehicle Tracking System with Improved Self-Supervised Camera Link Model.
CoRR, 2024
OpenSource Heterogeneous Chiplet-based Computing Architectures.
Proceedings of the 43rd IEEE/ACM International Conference on Computer-Aided Design, 2024
New Standard-under-Development for Chiplet Interconnect Test and Repair: IEEE Std P3405.
Proceedings of the IEEE European Test Symposium, 2024
A Variable and Extended Precision (VRP) Accelerator and its 22 nm SoC Implementation.
Proceedings of the 39th Conference on Design of Circuits and Integrated Systems, 2024
A Scalable Low-Latency FPGA Architecture for Spin Qubit Control Through Direct Digital Synthesis.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
SpDCache: Region-Based Reduction Cache for Outer-Product Sparse Matrix Kernels.
Proceedings of the 35th IEEE International Conference on Application-specific Systems, 2024
2022
Improving DNN Fault Tolerance in Semantic Segmentation Applications.
Proceedings of the IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2022
2021
MOZART: Masking Outputs with Zeros for Architectural Robustness and Testing of DNN Accelerators.
Proceedings of the 27th IEEE International Symposium on On-Line Testing and Robust System Design, 2021
Zero-Overhead Protection for CNN Weights.
Proceedings of the 36th IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2021
2017
BPPT - Bulk potential protection technique for hardened sequentials.
,
,
,
,
,
,
,
,
,
,
,
Proceedings of the 23rd IEEE International Symposium on On-Line Testing and Robust System Design, 2017
EDA support for functional safety - How static and dynamic failure analysis can improve productivity in the assessment of functional safety.
Proceedings of the 23rd IEEE International Symposium on On-Line Testing and Robust System Design, 2017
IZIP: In-place zero overhead interconnect protection via PIP redundancy.
Proceedings of the 12th IEEE International Conference on ASIC, 2017
2016
A Method to Design Single Error Correction Codes With Fast Decoding for a Subset of Critical Bits.
IEEE Trans. Circuits Syst. II Express Briefs, 2016
RIIF-2: Toward the next generation reliability information interchange format.
Proceedings of the 22nd IEEE International Symposium on On-Line Testing and Robust System Design, 2016
2015
A Class of SEC-DED-DAEC Codes Derived From Orthogonal Latin Square Codes.
IEEE Trans. Very Large Scale Integr. Syst., 2015
Comprehensive Analysis of Sequential and Combinational Soft Errors in an Embedded Processor.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2015
New insights into the impact of SEUs in FPGA CRAMs.
IEICE Electron. Express, 2015
Analysis of advanced circuits for SET measurement.
Proceedings of the IEEE International Reliability Physics Symposium, 2015
Techniques for heavy ion microbeam analysis of FPGA SER sensitivty.
Proceedings of the IEEE International Reliability Physics Symposium, 2015
Flip-flop SEU reduction through minimization of the temporal vulnerability factor (TVF).
Proceedings of the 21st IEEE International On-Line Testing Symposium, 2015
A call for cross-layer and cross-domain reliability analysis and management.
Proceedings of the 21st IEEE International On-Line Testing Symposium, 2015
2014
New approaches for synthesis of redundant combinatorial logic for selective fault tolerance.
Proceedings of the 2014 IEEE 20th International On-Line Testing Symposium, 2014
Managing SER costs of complex systems through Linear Programming.
Proceedings of the 2014 IEEE 20th International On-Line Testing Symposium, 2014
Connecting different worlds - Technology abstraction for reliability-aware design and Test.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014
Comprehensive analysis of alpha and neutron particle-induced soft errors in an embedded processor at nanoscales.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014
2013
Hot topic session 4A: Reliability analysis of complex digital systems.
Proceedings of the 31st IEEE VLSI Test Symposium, 2013
Synthesis of Redundant Combinatorial Logic for Selective Fault Tolerance.
Proceedings of the IEEE 19th Pacific Rim International Symposium on Dependable Computing, 2013
Clustering techniques and statistical fault injection for selective mitigation of SEUs in flip-flops.
Proceedings of the International Symposium on Quality Electronic Design, 2013
Hierarchical RTL-based combinatorial SER estimation.
Proceedings of the 2013 IEEE 19th International On-Line Testing Symposium (IOLTS), 2013
State-aware single event analysis for sequential logic.
Proceedings of the 2013 IEEE 19th International On-Line Testing Symposium (IOLTS), 2013
Error detection in ternary CAMs using bloom filters.
Proceedings of the Design, Automation and Test in Europe, 2013
2012
RIIF - Reliability information interchange format.
Proceedings of the 18th IEEE International On-Line Testing Symposium, 2012
Single event upset tolerance in flip-flop based microprocessor cores.
Proceedings of the 2012 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems, 2012
1998
Functional Verification of Large ASICs.
Proceedings of the 35th Conference on Design Automation, 1998