Atreya Majumdar
According to our database1,
Atreya Majumdar
authored at least 9 papers
between 2017 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
2023
Embracing Imperfections: Hardware-compatible Neural Networks for Neuromorphic Computing. (Accepter les imperfections: réseaux de neurones matériels pour le calcul neuromorphique).
PhD thesis, 2023
Powering AI at the Edge: A Robust, Memristor-based Binarized Neural Network with Near-Memory Computing and Miniaturized Solar Cell.
CoRR, 2023
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023
2021
Model of the Weak Reset Process in HfOx Resistive Memory for Deep Learning Frameworks.
CoRR, 2021
CAPC: A Configurable Analog Pop-Count Circuit for Near-Memory Binary Neural Networks.
Proceedings of the 64th IEEE International Midwest Symposium on Circuits and Systems, 2021
Low-Overhead Implementation of Binarized Neural Networks Employing Robust 2T2R Resistive RAM Bridges.
Proceedings of the 51st IEEE European Solid-State Device Research Conference, 2021
2017
Proceedings of the 47th European Solid-State Device Research Conference, 2017