Asad A. Abidi
Orcid: 0000-0002-7064-0738Affiliations:
- UCLA
According to our database1,
Asad A. Abidi
authored at least 106 papers
between 1988 and 2023.
Collaborative distances:
Collaborative distances:
Awards
IEEE Fellow
IEEE Fellow 1996, "For contributions to the design of high-frequency MOS analog integrated circuits.".
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on linkedin.com
-
on viaf.org
-
on orcid.org
-
on id.loc.gov
-
on d-nb.info
-
on isni.org
On csauthors.net:
Bibliography
2023
Second-Order Transimpedance Amplifiers in Mixer-First Receivers: Design for Optimum Blocker Tolerance.
IEEE Trans. Circuits Syst. I Regul. Pap., May, 2023
2022
IEEE J. Solid State Circuits, 2022
Design and Analysis of an Electrical Balance Duplexer With Independent and Concurrent Dual-Band TX-RX Isolation.
IEEE J. Solid State Circuits, 2022
Envelope Tracking Supply Modulator with Trellis-Search-Based Switching and 160-MHz Capability.
IEEE J. Solid State Circuits, 2022
Proceedings of the IEEE International Solid-State Circuits Conference, 2022
2021
Approximate Equivalent Circuits to Understand Tradeoffs in Geometry of On-Chip Inductors.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021
A Tutorial on Systematic Design of CMOS A/D Converters: Illustrated by a 10 b, 500 MS/s SAR ADC with 2 GHz RBW.
Proceedings of the 47th ESSCIRC 2021, 2021
Envelope-Tracking Supply Modulator with Trellis Search-Based Switching and 160MHz Capability.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2021
2020
IEEE J. Solid State Circuits, 2020
2019
IEEE Trans. Circuits Syst. I Regul. Pap., 2019
Simultaneous Transmission of Up To 94-mW Self-Regulated Wireless Power and Up To 5-Mb/s Reverse Data Over a Single Pair of Coils.
IEEE J. Solid State Circuits, 2019
A Calibration-Free Triple-Loop Bang-Bang PLL Achieving 131fsrms Jitter and-70dBc Fractional Spurs.
Proceedings of the IEEE International Solid- State Circuits Conference, 2019
2018
IEEE Trans. Circuits Syst. I Regul. Pap., 2018
A Unified Analysis of the Signal Transfer Characteristics of a Single-Path FET-R-C Circuit.
IEICE Trans. Electron., 2018
Self-Regulated Wireless Power and Simultaneous 5MB/S Reverse Data over One Pair of Coils.
Proceedings of the 2018 IEEE Symposium on VLSI Circuits, 2018
2017
IEEE Trans. Circuits Syst. I Regul. Pap., 2017
IEEE Trans. Circuits Syst. I Regul. Pap., 2017
22.7 An inductively-coupled wireless power-transfer system that is immune to distance and load variations.
Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017
2016
FET-R-C Circuits: A Unified Treatment - Part II: Extension to Multi-Paths, Noise Figure, and Driving-Point Impedance.
IEEE Trans. Circuits Syst. I Regul. Pap., 2016
FET-R-C Circuits: A Unified Treatment - Part I: Signal Transfer Characteristics of a Single-Path.
IEEE Trans. Circuits Syst. I Regul. Pap., 2016
2014
IEEE Trans. Circuits Syst. I Regul. Pap., 2014
Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, 2014
2013
The Outphasing RF Power Amplifier: A Comprehensive Analysis and a Class-B CMOS Realization.
IEEE J. Solid State Circuits, June, 2013
IEEE J. Solid State Circuits, 2013
2012
A Blocker-Tolerant, Noise-Cancelling Receiver Suitable for Wideband Wireless Applications.
IEEE J. Solid State Circuits, 2012
Proceedings of the 2012 IEEE International Solid-State Circuits Conference, 2012
2011
IEEE J. Solid State Circuits, 2011
Proceedings of the IEEE International Solid-State Circuits Conference, 2011
Proceedings of the IEEE International Solid-State Circuits Conference, 2011
2010
Phase Noise in <i>LC</i> Oscillators: A Phasor-Based Analysis of a General Result and of Loaded Q.
IEEE Trans. Circuits Syst. I Regul. Pap., 2010
The Spectrum of a Noisy Free-Running Oscillator Explained by Random Frequency Pulling.
IEEE Trans. Circuits Syst. I Regul. Pap., 2010
IEEE Trans. Circuits Syst. I Regul. Pap., 2010
2009
IEEE Trans. Circuits Syst. I Regul. Pap., 2009
IEEE Trans. Circuits Syst. I Regul. Pap., 2009
A Low-Noise Wideband Digital Phase-Locked Loop Based on a Coarse-Fine Time-to-Digital Converter With Subpicosecond Resolution.
IEEE J. Solid State Circuits, 2009
IEEE J. Solid State Circuits, 2009
Proceedings of the IEEE International Solid-State Circuits Conference, 2009
2008
IEEE Trans. Circuits Syst. I Regul. Pap., 2008
IEEE J. Solid State Circuits, 2008
A 9 b, 1.25 ps Resolution Coarse-Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue.
IEEE J. Solid State Circuits, 2008
Proceedings of the 2008 IEEE International Solid-State Circuits Conference, 2008
2007
IEEE J. Solid State Circuits, 2007
Architecture and Clock Programmable Baseband of an 800 MHz-6 GHz Software-Defined Wireless Receiver.
Proceedings of the 20th International Conference on VLSI Design (VLSI Design 2007), 2007
Proceedings of the 2007 IEEE International Solid-State Circuits Conference, 2007
2006
IEEE J. Solid State Circuits, 2006
Proceedings of the 2006 IEEE International Solid State Circuits Conference, 2006
Analysis of Oscillators Locked by Large Injection Signals: Generalized Adler's Equation and Geometrical Interpretation.
Proceedings of the IEEE 2006 Custom Integrated Circuits Conference, 2006
2005
IEEE J. Solid State Circuits, 2005
A 3.1- to 8.2-GHz zero-IF receiver and direct frequency synthesizer in 0.18-μm SiGe BiCMOS for mode-2 MB-OFDM UWB communication.
IEEE J. Solid State Circuits, 2005
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005
Proceedings of the IEEE 2005 Custom Integrated Circuits Conference, 2005
2004
IEEE Trans. Circuits Syst. I Regul. Pap., 2004
IEEE J. Solid State Circuits, 2004
Proceedings of the IEEE 2004 Custom Integrated Circuits Conference, 2004
2003
IEEE Trans. Circuits Syst. II Express Briefs, 2003
IEEE J. Solid State Circuits, 2003
A 17-mW transmitter and frequency synthesizer for 900-MHz GSM fully integrated in 0.35-μm CMOS.
IEEE J. Solid State Circuits, 2003
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003
2002
IEEE J. Solid State Circuits, 2002
2001
IEEE J. Solid State Circuits, 2001
IEEE J. Solid State Circuits, 2001
IEEE J. Solid State Circuits, 2001
IEEE J. Solid State Circuits, 2001
IEEE J. Solid State Circuits, 2001
IEEE J. Solid State Circuits, 2001
Behavioral modeling of analog and mixed signal IC's: case studies of analog circuit simulation beyond SPICE.
Proceedings of the IEEE 2001 Custom Integrated Circuits Conference, 2001
2000
IEEE J. Solid State Circuits, 2000
IEEE J. Solid State Circuits, 2000
IEEE J. Solid State Circuits, 2000
IEEE J. Solid State Circuits, 2000
Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, 2000
1999
IEEE J. Solid State Circuits, 1999
Proceedings of the 1999 International Symposium on Low Power Electronics and Design, 1999
Proceedings of the IEEE 1999 Custom Integrated Circuits Conference, 1999
Proceedings of the IEEE 1999 Custom Integrated Circuits Conference, 1999
1998
A single-chip 900-MHz spread-spectrum wireless transceiver in 1-μm CMOS. II. Receiver design.
IEEE J. Solid State Circuits, 1998
A single-chip 900-MHz spread-spectrum wireless transceiver in 1-μm CMOS. I. Architecture and transmitter design.
IEEE J. Solid State Circuits, 1998
Proceedings of the 1998 IEEE International Conference on Communications, 1998
Design Methodology Used in a Single-Chip CMOS 900 MHz Spread-Spectrum Wireless Transceiver.
Proceedings of the 35th Conference on Design Automation, 1998
Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, 1998
1997
IEEE J. Solid State Circuits, 1997
1996
IEEE J. Solid State Circuits, 1996
IEEE J. Solid State Circuits, 1996
1995
IEEE J. Solid State Circuits, December, 1995
1994
IEEE J. Solid State Circuits, April, 1994
1993
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1993
Proceedings of the IEEE Data Compression Conference, 1993
1992
IEEE J. Sel. Areas Commun., 1992
1990
IEEE J. Solid State Circuits, December, 1990
IEEE J. Solid State Circuits, February, 1990
1989
IEEE J. Solid State Circuits, August, 1989
1988
IEEE J. Solid State Circuits, December, 1988