Anthony Quelen

According to our database1, Anthony Quelen authored at least 12 papers between 2017 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
A 0.021mm<sup>2</sup> PVT-Aware Digital-Flow-Compatible Adaptive Back-Biasing Regulator with Scalable Drivers Achieving 450% Frequency Boosting and 30% Power Reduction in 22nm FDSOI Technology.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021

2020
SamurAI: A 1.7MOPS-36GOPS Adaptive Versatile IoT Node with 15, 000× Peak-to-Idle Power Reduction, 207ns Wake-Up Time and 1.3TOPS/W ML Efficiency.
Proceedings of the IEEE Symposium on VLSI Circuits, 2020

32.3 Electromagnetic Mechanical Energy-Harvester IC with No Off-Chip Component and One Switching Period MPPT Achieving up to 95.9% End-to-End Efficiency and 460% Energy-Extraction Gain.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020

32.2 Self-Tunable Phase-Shifted SECE Piezoelectric Energy-Harvesting IC with a 30nW MPPT Achieving 446% Energy-Bandwidth Improvement and 94% Efficiency.
Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020

2018
A Shock-Optimized SECE Integrated Circuit.
IEEE J. Solid State Circuits, 2018

A 2.5μW 0.0067mm<sup>2</sup> automatic back-biasing compensation unit achieving 50% leakage reduction in FDSOI 28nm over 0.35-to-1V VDD range.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

A 30nA quiescent 80nW-to-14mW power-range shock-optimized SECE-based piezoelectric harvesting interface with 420% harvested-energy improvement.
Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

Benefits of Joint Optimization of Tunable Wake-up Radio Architecture and Protocols.
Proceedings of the 25th IEEE International Conference on Electronics, Circuits and Systems, 2018

LDO-Assisted Voltage Selector Over 0.5-to-1V VDD Range for Fine Grained DVS in FDSOI 28nm with 200ns/V Controlled Transition.
Proceedings of the 44th IEEE European Solid State Circuits Conference, 2018

2017
Design of fully integrated resonance switched capacitor converters in FDSOI technology.
Proceedings of the 15th IEEE International New Circuits and Systems Conference, 2017

Challenges for fully-integrated resonant switched capacitor converters in CMOS technologies.
Proceedings of the 24th IEEE International Conference on Electronics, Circuits and Systems, 2017

A sub-100nW power supply unit embedding untrimmed timing and voltage references for duty-cycled μW-range load in FDSOI 28nm.
Proceedings of the 43rd IEEE European Solid State Circuits Conference, 2017


  Loading...