Aninda Manocha

Orcid: 0000-0002-0764-0778

According to our database1, Aninda Manocha authored at least 13 papers between 2020 and 2023.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2023
Optimizing Data Supply and Memory Management for Graph Applications in Post-Moore Hardware-Software Systems
PhD thesis, 2023

Graphfire: Synergizing Fetch, Insertion, and Replacement Policies for Graph Analytics.
IEEE Trans. Computers, 2023

Architectural Support for Optimizing Huge Page Selection Within the OS.
Proceedings of the 56th Annual IEEE/ACM International Symposium on Microarchitecture, 2023

2022
The Implications of Page Size Management on Graph Analytics.
Dataset, September, 2022

Tiny but mighty: designing and realizing scalable latency tolerance for manycore SoCs.
Proceedings of the ISCA '22: The 49th Annual International Symposium on Computer Architecture, New York, New York, USA, June 18, 2022

The Implications of Page Size Management on Graph Analytics.
Proceedings of the IEEE International Symposium on Workload Characterization, 2022

2021
Bayesian Optimization for Efficient Accelerator Synthesis.
ACM Trans. Archit. Code Optim., 2021

GraphAttack: Optimizing Data Supply for Graph Applications on In-Order Multicore Architectures.
ACM Trans. Archit. Code Optim., 2021

AutoSVA: Democratizing Formal Verification of RTL Module Interactions.
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021

2020
The MosaicSim Simulator (Full Technical Report).
CoRR, 2020

MosaicSim: A Lightweight, Modular Simulator for Heterogeneous Systems.
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2020

A Simulator and Compiler Framework for Agile Hardware-Software Co-design Evaluation and Exploration.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020

Prospector: Synthesizing Efficient Accelerators via Statistical Learning.
Proceedings of the 2020 Design, Automation & Test in Europe Conference & Exhibition, 2020


  Loading...