Anil Çelebi

Orcid: 0000-0002-0921-3040

According to our database1, Anil Çelebi authored at least 23 papers between 2008 and 2022.

Collaborative distances:
  • Dijkstra number2 of five.
  • Erdős number3 of five.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2022
Efficient Hardware Implementation of Real-Time Object Tracking.
Proceedings of the 30th Signal Processing and Communications Applications Conference, 2022

2021
Field Programmable Gate Arrays Implementation of Two-Point Non-Uniformity Correction and Bad Pixel Replacement Algorithms.
Proceedings of the International Conference on INnovations in Intelligent SysTems and Applications, 2021

A Channel Selection Method for Epilepsy Seizure Prediction.
Proceedings of the International Conference on INnovations in Intelligent SysTems and Applications, 2021

Field Programmable Gate Arrays Based Multi Camera Thermal and Day Vision Video Processing and Distribution System.
Proceedings of the International Conference on INnovations in Intelligent SysTems and Applications, 2021

2018
Selective Gray-Coded Bit-Plane-Based Two-Bit Transform and Its Efficient Hardware Architecture for Low-Complexity Motion Estimation.
IEEE Trans. Consumer Electron., 2018

2017
A General Digit-Serial Architecture for Montgomery Modular Multiplication.
IEEE Trans. Very Large Scale Integr. Syst., 2017

One-dimensional filtering based two-bit transform and its efficient hardware architecture for fast motion estimation.
IEEE Trans. Consumer Electron., 2017

Local binary pattern method and its hardware architecture for low-complexity motion estimation.
Proceedings of the 25th Signal Processing and Communications Applications Conference, 2017

Integer 1-bit transform method and its hardware architecture for low-complexity block-based motion estimation.
Proceedings of the 25th Signal Processing and Communications Applications Conference, 2017

2016
Selective gray-coded bit-plane based low-complexity motion estimation and its hardware architecture.
IEEE Trans. Consumer Electron., 2016

2014
Embedded empirical mode decomposition intellectual property core.
Proceedings of the 2014 22nd Signal Processing and Communications Applications Conference (SIU), 2014

Low bit depth representation based embedded motion estimation architecture.
Proceedings of the 2014 22nd Signal Processing and Communications Applications Conference (SIU), 2014

Hardware Design of Anembedded Real-Time Acoustic Source Location Detector.
Proceedings of the 6th International Conference on New Technologies, Mobility and Security, 2014

2013
Hierarchical fast bidimensional empirical mode decomposition and its hardware architecture.
Proceedings of the 21st Signal Processing and Communications Applications Conference, 2013

On the FPGA implementation of empirical mode decomposition algorithm using FPGA.
Proceedings of the 21st Signal Processing and Communications Applications Conference, 2013

2012
An uncooled infrared camera with embedded real-time target tracking capability.
Proceedings of the 20th Signal Processing and Communications Applications Conference, 2012

FPGA implementation of cubic spline interpolation method for empirical mode decomposition.
Proceedings of the 20th Signal Processing and Communications Applications Conference, 2012

2011
High performance hardware architecture for constrained one-bit transform based motion estimation.
Proceedings of the 19th European Signal Processing Conference, 2011

2010
Bit plane matching based variable block size motion estimation method and its hardware architecture.
IEEE Trans. Consumer Electron., 2010

2009
A Low-Complexity Approach for the Color Display of Hyperspectral Remote-Sensing Images Using One-Bit-Transform-Based Band Selection.
IEEE Trans. Geosci. Remote. Sens., 2009

Truncated graycoded bit-plane matching based motion estimation and its hardware architecture.
IEEE Trans. Consumer Electron., 2009

Efficient Hardware Implementations of Low Bit Depth Motion Estimation Algorithms.
IEEE Signal Process. Lett., 2009

2008
An all binary sub-pixel motion estimation approach and its hardware architecture.
IEEE Trans. Consumer Electron., 2008


  Loading...