Andrew Byrne

According to our database1, Andrew Byrne authored at least 15 papers between 2005 and 2019.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
Implementing Big Data Lake for Heterogeneous Data Sources.
Proceedings of the 35th IEEE International Conference on Data Engineering Workshops, 2019

2017
Distributed shuffle index: Analysis and implementation in an industrial testbed.
Proceedings of the 2017 IEEE Conference on Communications and Network Security, 2017

2016
Security SLA in Next Generation Data Centers, the SPECS Approach.
Proceedings of the Cloud Computing and Services Science - 6th International Conference, 2016

Providing Security SLA in Next Generation Data Centers with SPECS: The EMC Case Study.
Proceedings of the CLOSER 2016, 2016

Secure architectures of future emerging cryptography <i>SAFEcrypto</i>.
Proceedings of the ACM International Conference on Computing Frontiers, CF'16, 2016

2010
A Hardware Wrapper for the SHA-3 Hash Algorithms.
IACR Cryptol. ePrint Arch., 2010

FPGA Implementations of the Round Two SHA-3 Candidates.
Proceedings of the International Conference on Field Programmable Logic and Applications, 2010

2009
Hardware Implementation of Pairings.
Proceedings of the Identity-Based Cryptography, 2009

Elliptic Curve Cryptography on FPGA for Low-Power Applications.
ACM Trans. Reconfigurable Technol. Syst., 2009

A Hardware Analysis of Twisted Edwards Curves for an Elliptic Curve Cryptosystem.
IACR Cryptol. ePrint Arch., 2009

FPGA Implementations of SHA-3 Candidates: CubeHash, Grøstl, Lane, Shabal and Spectral Hash.
IACR Cryptol. ePrint Arch., 2009

2008
Versatile processor for GF(p<sup>m</sup>) arithmetic for use in cryptographic applications.
IET Comput. Digit. Tech., 2008

2007
Comparison of Simple Power Analysis Attack Resistant Algorithms for an Elliptic Curve Cryptosystem.
J. Comput., 2007

SPA resistant elliptic curve cryptosystem using addition chains.
Int. J. High Perform. Syst. Archit., 2007

2005
Versatile architectures for decoding a class of LDPC codes.
Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005


  Loading...