Andreas Koch
Orcid: 0000-0002-1164-3082Affiliations:
- TU Darmstadt, Department of Computer Science, Germany
- TU Braunschweig, Department of Computer Science, Germany
According to our database1,
Andreas Koch
authored at least 170 papers
between 1997 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
-
on dl.acm.org
On csauthors.net:
Bibliography
2024
ACM Trans. Reconfigurable Technol. Syst., June, 2024
The Open-source DeLiBA2 Hardware/Software Framework for Distributed Storage Accelerators.
ACM Trans. Reconfigurable Technol. Syst., June, 2024
Zero-sided RDMA: Network-driven Data Shuffling for Disaggregated Heterogeneous Cloud DBMSs.
Proc. ACM Manag. Data, February, 2024
TaPaFuzz: Hardware-accelerated RISC-V bare-metal firmware fuzzing using rapid job launches.
J. Syst. Archit., 2024
Proceedings of the 37th IEEE International System-on-Chip Conference, 2024
TaPaS Co-AIE: An Open-Source Framework for Streaming-Based Heterogeneous Acceleration Using AMD AI Engines.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium, 2024
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
Longnail: High-Level Synthesis of Portable Custom Instruction Set Extensions for RISC-V Processors from Descriptions in the Open-Source CoreDSL Language.
Proceedings of the 29th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2024
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2024
Enabling FPGA and AI Engine Tasks in the HPX Programming Framework for Heterogeneous High-Performance Computing.
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2024
2023
ACM Trans. Reconfigurable Technol. Syst., June, 2023
PQC-HA: A Framework for Prototyping and In-Hardware Evaluation of Post-Quantum Cryptography Hardware Accelerators.
CoRR, 2023
Proceedings of the SC '23 Workshops of The International Conference on High Performance Computing, 2023
$\mathrm {DD\text {-}MPU}$: Dynamic and Distributed Memory Protection Unit for Embedded System-on-Chips.
Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation, 2023
Proceedings of the 29th Annual International Conference on Mobile Computing and Networking, 2023
Proceedings of the 2023 International Workshop on OpenCL, 2023
Proceedings of the Design and Architecture for Signal and Image Processing, 2023
pimDB: From Main-Memory DBMS to Processing-In-Memory DBMS-Engines on Intelligent Memories.
Proceedings of the 19th International Workshop on Data Management on New Hardware, 2023
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2023
2022
DExIE - An IoT-Class Hardware Monitor for Real-Time Fine-Grained Control-Flow Integrity.
J. Signal Process. Syst., 2022
J. Signal Process. Syst., 2022
Near-Data Processing in Database Systems on Native Computational Storage under HTAP Workloads.
Proc. VLDB Endow., 2022
Benchmarking the performance of irregular computations in AutoDock-GPU molecular docking.
Parallel Comput., 2022
On the necessity of explicit cross-layer data formats in near-data processing systems.
Distributed Parallel Databases, 2022
Exploiting High-Bandwidth Memory for FPGA-Acceleration of Inference on Sum-Product Networks.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium, 2022
Proceedings of the 38th IEEE International Conference on Data Engineering, 2022
DeLiBA: An Open-Source Hardware/Software Framework for the Development of Linux Block I/O Accelerators.
Proceedings of the 32nd International Conference on Field-Programmable Logic and Applications, 2022
Direct Device-to-Device Physical Page Migrations in Multi-FPGA Shared Virtual Memory Systems.
Proceedings of the 32nd International Conference on Field-Programmable Logic and Applications, 2022
Proceedings of the 30th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2022
Cache-Coherent Shared Locking for Transactionally Consistent Updates in Near-Data Processing DBMS on Smart Storage.
Proceedings of the 25th International Conference on Extending Database Technology, 2022
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022
Proceedings of the International Conference on Management of Data, 2022
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022
SPNC: An Open-Source MLIR-Based Compiler for Fast Sum-Product Network Inference on CPUs and GPUs.
Proceedings of the IEEE/ACM International Symposium on Code Generation and Optimization, 2022
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2022
2021
J. Signal Process. Syst., 2021
Supercomput. Front. Innov., 2021
Mapping Irregular Computations for Molecular Docking to the SX-Aurora TSUBASA Vector Engine.
Proceedings of the 11th IEEE/ACM Workshop on Irregular Applications: Architectures and Algorithms, 2021
Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation, 2021
Efficient Operator Sharing Modulo Scheduling for Sum-Product Network Inference on FPGAs.
Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation, 2021
Proceedings of the Machine Learning and Principles and Practice of Knowledge Discovery in Databases, 2021
A Framework for the Automatic Generation of FPGA-based Near-Data Processing Accelerators in Smart Storage Systems.
Proceedings of the IEEE International Parallel and Distributed Processing Symposium Workshops, 2021
Near-Data FPGA-Accelerated Processing of Collective and Inference Operations in Disaggregated Memory Systems.
Proceedings of the IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing, 2021
Optimizing a Hardware Network Stack to Realize an In-Network ML Inference Application.
Proceedings of the IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing, 2021
Scalable and Flexible High-Performance In-Network Processing of Hash Joins in Distributed Databases.
Proceedings of the International Conference on Field-Programmable Technology, 2021
Efficient Physical Page Migrations in Shared Virtual Memory Reconfigurable Computing Systems.
Proceedings of the International Conference on Field-Programmable Technology, 2021
Proceedings of the 17th International Workshop on Data Management on New Hardware, 2021
Proceedings of the 32nd IEEE International Conference on Application-specific Systems, 2021
Exploiting 3D Memory for Accelerated In-Network Processing of Hash Joins in Distributed Databases.
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2021
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2021
2020
nKV in Action: Accelerating KV-Stores on NativeComputational Storage with Near-Data Processing.
Proc. VLDB Endow., 2020
Proceedings of the 10th IEEE/ACM Workshop on Irregular Applications: Architectures and Algorithms, 2020
Improving Job Launch Rates in the TaPaSCo FPGA Middleware by Hardware/Software-Co-Design.
Proceedings of the 2020 IEEE/ACM International Workshop on Runtime and Operating Systems for Supercomputers, 2020
Using Parallel Programming Models for Automotive Workloads on Heterogeneous Systems - a Case Study.
Proceedings of the 28th Euromicro International Conference on Parallel, 2020
Proceedings of the 28th Euromicro International Conference on Parallel, 2020
Proceedings of the OpenMP: Portable Multi-Level Parallelism on Modern Systems, 2020
On the Necessity of Explicit Cross-Layer Data Formats in Near-Data Processing Systems.
Proceedings of the 36th IEEE International Conference on Data Engineering Workshops, 2020
Comparison of Arithmetic Number Formats for Inference in Sum-Product Networks on FPGAs.
Proceedings of the 28th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2020
Proceedings of the 20th International Conference on Embedded Software, 2020
Proceedings of the 16th International Workshop on Data Management on New Hardware, 2020
Extending High-Level Synthesis with High-Performance Computing Performance Visualization.
Proceedings of the IEEE International Conference on Cluster Computing, 2020
GPU-Accelerated Drug Discovery with Docking on the Summit Supercomputer: Porting, Optimization, and Application to COVID-19 Research.
Proceedings of the BCB '20: 11th ACM International Conference on Bioinformatics, 2020
2019
Proceedings of the Encyclopedia of Big Data Technologies., 2019
ACM Trans. Reconfigurable Technol. Syst., 2019
J. Supercomput., 2019
D3R Grand Challenge 4: prospective pose prediction of BACE1 ligands with AutoDock-GPU.
J. Comput. Aided Mol. Des., 2019
Comparison of affinity ranking using AutoDock-GPU and MM-GBSA scores for BACE-1 inhibitors in the D3R Grand Challenge 4.
J. Comput. Aided Mol. Des., 2019
Moving Processing to Data: On the Influence of Processing in Memory on Data Management.
CoRR, 2019
High-Throughput Multi-Threaded Sum-Product Network Inference in the Reconfigurable Cloud.
Proceedings of the 2019 IEEE/ACM International Workshop on Heterogeneous High-performance Reconfigurable Computing, 2019
A Catalog and In-Hardware Evaluation of Open-Source Drop-In Compatible RISC-V Softcore Processors.
Proceedings of the 2019 International Conference on ReConFigurable Computing and FPGAs, 2019
Proceedings of the International Conference on Field-Programmable Technology, 2019
Proceedings of the International Conference on Field-Programmable Technology, 2019
Proceedings of the 35th IEEE International Conference on Data Engineering, 2019
Proceedings of the Euro-Par 2019: Parallel Processing, 2019
DAPHNE - An automotive benchmark suite for parallel programming models on embedded heterogeneous platforms: work-in-progress.
Proceedings of the International Conference on Embedded Software Companion, 2019
Proceedings of the 15th International Workshop on Data Management on New Hardware, 2019
Proceedings of the 1st ACM CoNEXT Workshop on Emerging in-Network Computing Paradigms, 2019
Extending LLVM for Lightweight SPMD Vectorization: Using SIMD and Vector Instructions Easily from Any Language.
Proceedings of the IEEE/ACM International Symposium on Code Generation and Optimization, 2019
Proceedings of the Applied Reconfigurable Computing - 15th International Symposium, 2019
The TaPaSCo Open-Source Toolflow for the Automated Composition of Task-Based Parallel Reconfigurable Computing Systems.
Proceedings of the Applied Reconfigurable Computing - 15th International Symposium, 2019
Proceedings of the 10th International Workshop on Accelerating Analytics and Data Management Systems Using Modern Processor and Storage Architectures, 2019
Proceedings of the Advances in Databases and Information Systems, 2019
2018
Automatic Mapping of the Sum-Product Network Inference Problem to FPGA-Based Accelerators.
Proceedings of the 36th IEEE International Conference on Computer Design, 2018
Proceedings of the 28th International Conference on Field Programmable Logic and Applications, 2018
Dependence Graph Preprocessing for Faster Exact Modulo Scheduling in High-Level Synthesis.
Proceedings of the 28th International Conference on Field Programmable Logic and Applications, 2018
Proceedings of the 21st International Conference on Extending Database Technology, 2018
Proceedings of the International Conference on Compilers, 2018
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2018
2017
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2017
Energy-efficient reconfiguration of flash-based FPGAs in heterogeneous wireless sensor nodes.
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2017
Proceedings of the 5th International Workshop on OpenCL, 2017
Proceedings of the 28th IEEE International Conference on Application-specific Systems, 2017
2016
IEEE Micro, 2016
Proceedings of the 2016 Intl IEEE Conferences on Ubiquitous Intelligence & Computing, 2016
A scalable latency-insensitive architecture for FPGA-accelerated semi-global matching in stereo vision applications.
Proceedings of the International Conference on ReConFigurable Computing and FPGAs, 2016
High-level synthesis of resource-shared microarchitectures from irregular complex C-code.
Proceedings of the 2016 International Conference on Field-Programmable Technology, 2016
A Scalable High-Performance Hardware Architecture for Real-Time Stereo Vision by Semi-Global Matching.
Proceedings of the 2016 IEEE Conference on Computer Vision and Pattern Recognition Workshops, 2016
Proceedings of the 2016 International Conference on Compilers, 2016
2015
ffLink: A Lightweight High-Performance Open-Source PCI Express Gen3 Interface for Reconfigurable Accelerators.
SIGARCH Comput. Archit. News, 2015
CoRR, 2015
A heterogeneous system architecture for low-power wireless sensor nodes in compute-intensive distributed applications.
Proceedings of the 40th IEEE Local Computer Networks Conference Workshops, 2015
Proceedings of the 40th IEEE Local Computer Networks Conference Workshops, 2015
Proceedings of the 2015 International Conference on Field Programmable Technology, 2015
Domain-specific optimisation for the high-level synthesis of CellML-based simulation accelerators.
Proceedings of the 25th International Conference on Field Programmable Logic and Applications, 2015
An Open-Source Tool Flow for the Composition of Reconfigurable Hardware Thread Pool Architectures.
Proceedings of the 23rd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2015
2014
A Reconfigurable Platform and Programming Tools for High-Level Network Applications Demonstrated as a Hardware Honeypot.
IEEE J. Sel. Areas Commun., 2014
An energy-efficient wireless routing protocol for distributed structural health monitoring.
Proceedings of the 7th IFIP Wireless and Mobile Networking Conference, 2014
Proceedings of the 2014 International Conference on Field-Programmable Technology, 2014
Integrating FPGA-based processing elements into a runtime for parallel heterogeneous computing.
Proceedings of the 2014 International Conference on Field-Programmable Technology, 2014
Proceedings of the 24th International Conference on Field Programmable Logic and Applications, 2014
Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing, 2014
Proceedings of the 2014 Conference on Design and Architectures for Signal and Image Processing, 2014
Proceedings of the Reconfigurable Computing: Architectures, Tools, and Applications, 2014
2013
Proceedings of the 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), 2013
Proceedings of the 2013 International Symposium on System on Chip, 2013
Architecture Exploration of High-Performance Floating-Point Fused Multiply-Add Units and their Automatic Use in High-Level Synthesis.
Proceedings of the 2013 IEEE International Symposium on Parallel & Distributed Processing, 2013
2012
ACM Trans. Reconfigurable Technol. Syst., 2012
NetStage/DPR: A self-reconfiguring platform for active and passive network security operations.
Microprocess. Microsystems, 2012
A Dynamically Reconfigured Multi-FPGA Network Platform for High-Speed Malware Collection.
Int. J. Reconfigurable Comput., 2012
HaLOEWEn: A heterogeneous reconfigurable sensor node for distributed structural health monitoring.
Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, 2012
Energy-efficient heterogeneous reconfigurable sensor node for distributed structural health monitoring.
Proceedings of the 2012 Conference on Design and Architectures for Signal and Image Processing, 2012
Malacoda: towards high-level compilation of network security applications on reconfigurable hardware.
Proceedings of the Symposium on Architecture for Networking and Communications Systems, 2012
2011
A novel network platform for secure and efficient malware collection based on reconfigurable hardware logic.
Proceedings of the 2011 World Congress on Internet Security, 2011
Evaluation of speculative execution techniques for high-level language to hardware compilation.
Proceedings of the 6th International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2011
RAP: More Efficient Memory Access in Highly Speculative Execution on Reconfigurable Adaptive Computers.
Proceedings of the 2011 International Conference on Reconfigurable Computing and FPGAs, 2011
Precore - A Token-Based Speculation Architecture for High-Level Language to Hardware Compilation.
Proceedings of the International Conference on Field Programmable Logic and Applications, 2011
Proceedings of the IEEE 19th Annual International Symposium on Field-Programmable Custom Computing Machines, 2011
MARC II: A parametrized speculative multi-ported memory subsystem for reconfigurable computers.
Proceedings of the Design, Automation and Test in Europe, 2011
Proceedings of the Reconfigurable Computing: Architectures, Tools and Applications, 2011
Feasibility Analysis of Reconfigurable Computing in Low-Power Wireless Sensor Applications.
Proceedings of the Reconfigurable Computing: Architectures, Tools and Applications, 2011
2010
Architectures and Execution Models for Hardware/Software Compilation and Their System-Level Realization.
IEEE Trans. Computers, 2010
Accelerating high-level engineering computations by automatic compilation of Geometric Algebra to hardware accelerators.
Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, 2010
Proceedings of the ReConFig'10: 2010 International Conference on Reconfigurable Computing and FPGAs, 2010
An FPGA-based scalable platform for high-speed malware collection in large IP networks.
Proceedings of the International Conference on Field-Programmable Technology, 2010
MalCoBox: Designing a 10 Gb/s Malware Collection Honeypot Using Reconfigurable Technology.
Proceedings of the International Conference on Field Programmable Logic and Applications, 2010
A Comparison of Hardware Acceleration Interfaces in a Customizable Soft Core Processor.
Proceedings of the International Conference on Field Programmable Logic and Applications, 2010
A Flexible Compute and Memory Infrastructure for High-Level Language to Hardware Compilation.
Proceedings of the International Conference on Field Programmable Logic and Applications, 2010
Side-Channel Resistance Evaluation of a Neural Network Based Lightweight Cryptography Scheme.
Proceedings of the IEEE/IFIP 8th International Conference on Embedded and Ubiquitous Computing, 2010
Proceedings of the Dynamically Reconfigurable Architectures, 11.07. - 16.07.2010, 2010
Proceedings of the Dynamically Reconfigurable Systems - Architectures, 2010
Proceedings of the Geometric Algebra Computing - in Engineering and Computer Science., 2010
2009
Proceedings of the Parallel Processing and Applied Mathematics, 2009
Proceedings of the 39. Jahrestagung der Gesellschaft für Informatik, Im Focus das Leben, INFORMATIK 2009, Lübeck, Germany, September 28, 2009
Acceleration and Energy Efficiency of a Geometric Algebra Computation using Reconfigurable Computers and GPUs.
Proceedings of the FCCM 2009, 2009
2008
Inverse kinematics of a humanoid robot based on conformal geometric algebra using optimized code generation.
Proceedings of the 8th IEEE-RAS International Conference on Humanoid Robots, 2008
Efficient Inverse Kinematics Algorithm Based on Conformal Geometric Algebra - Using Reconfigurable Hardware.
Proceedings of the GRAPP 2008, 2008
Proceedings of the FPL 2008, 2008
Memory access parallelisation in high-level language compilation for reconfigurable adaptive computers.
Proceedings of the FPL 2008, 2008
Proceedings of the Reconfigurable Computing: Architectures, 2008
2007
IET Comput. Digit. Tech., 2007
An Execution Model for Hardware/Software Compilation and its System-Level Realization.
Proceedings of the FPL 2007, 2007
Comrade - A Compiler for Adaptive Computing Systems Using a Novel Fast Speculation Technique.
Proceedings of the FPL 2007, 2007
2006
Architecture Exploration and Tools for Pipelined Coarse-Grained Reconfigurable Arrays.
Proceedings of the 2006 International Conference on Field Programmable Logic and Applications (FPL), 2006
2005
High-Level-Language Compilation for Reconfigurable Computers.
Proceedings of the 1st International Workshop on Reconfigurable Communication-centric Systems-on-Chip, 2005
Proceedings of the 2005 International Conference on Field Programmable Logic and Applications (FPL), 2005
2004
Proceedings of the Field Programmable Logic and Application, 2004
Proceedings of the Field Programmable Logic and Application, 2004
Proceedings of the Euro-Par 2004 Parallel Processing, 2004
Proceedings of the ARCS 2004, 2004
2003
Proceedings of the Field Programmable Logic and Application, 13th International Conference, 2003
An Improved Intermediate Representation for Datapath Generation.
Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms, June 23, 2003
2002
Proceedings of the 10th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2002), 2002
2000
Proceedings of the Field-Programmable Logic and Applications, 2000
1999
Proceedings of the Field-Programmable Logic and Applications, 9th International Workshop, 1999
Proceedings of the 7th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '99), 1999
1997