Andreas Kaiser

Orcid: 0000-0003-0377-7408

According to our database1, Andreas Kaiser authored at least 80 papers between 1989 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
MITHOS: Interactive Mixed Reality Training to Support Professional Socio-Emotional Interactions at Schools.
CoRR, 2024

2023
An aggregator-less distributed smart sensor network with selective data exchange.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

A Very Low Power 12 bit 64-MS/s 2 step SAR Assisted Bidirectional Digital Slope ADC.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2023

2022
Impact of Forward Body-Biasing on Ultra-Low Voltage Switched-Capacitor RF Power Amplifier in 28 nm FD-SOI.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

A Review on the Possibilities and Challenges of Today's Soil and Soil Surface Assessment Techniques in the Context of Process-Based Soil Erosion Models.
Remote. Sens., 2022

A Sub-100-μW 0.1-to-27-Mb/s Pulse-Based Digital Transmitter for the Human Intranet in 28-nm FD-SOI CMOS.
IEEE J. Solid State Circuits, 2022

Foreground Static Error Calibration for Current Sources Using Backgate Body Biasing.
Proceedings of the 7th IEEE Forum on Research and Technologies for Society and Industry Innovation, 2022

2021
Keyword Spotting System using Low-complexity Feature Extraction and Quantized LSTM.
Proceedings of the 28th IEEE International Conference on Electronics, 2021

Analog Duty Cycle Controller Using Backgate Body Biasing For 5G Millimeter Wave Applications.
Proceedings of the 28th IEEE International Conference on Electronics, 2021

2020
Energy Efficient Heartbeat-Based MAC Protocol for WBAN Employing Body Coupled Communication.
IEEE Access, 2020

Heartbeat-Based Synchronization Scheme for the Human Intranet: Modeling and Analysis.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020

A Multi-Scale Remote Sensing Approach to Understanding Vegetation Dynamics in the Nama Karoo-Grassland Ecotone of South Africa.
Proceedings of the IEEE International Geoscience and Remote Sensing Symposium, 2020

2019
Capacitive Body-Coupled Communication in the 400-500 MHz Frequency Band.
Proceedings of the Body Area Networks. Smart IoT and Big Data for Intelligent Health Management, 2019

2018
Digital Complex Delta-Sigma Modulators With Highly Configurable Notches for Multi-Standard Coexistence in Wireless Transmitters.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018

All-Digital Transmitter Architecture Based on Two-Path Parallel 1-bit High Pass Filtering DACs.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018

2017
Digital RF transmitter architectures exploiting FIRDACs in various configurations.
Proceedings of the 12th IEEE International Conference on ASIC, 2017

2016
A Configurable Transmitter Architecture for IEEE 802.11ac and 802.11ad Standards.
IEEE Trans. Circuits Syst. II Express Briefs, 2016

A 2.4 GHz Interferer-Resilient Wake-Up Receiver Using A Dual-IF Multi-Stage N-Path Architecture.
IEEE J. Solid State Circuits, 2016

Delta-sigma based digital transmitters with low-complexity embedded-FIR digital to RF mixing.
Proceedings of the 2016 IEEE International Conference on Electronics, Circuits and Systems, 2016

A digital delay line with coarse/fine tuning through gate/body biasing in 28nm FDSOI.
Proceedings of the ESSCIRC Conference 2016: 42<sup>nd</sup> European Solid-State Circuits Conference, 2016

Sampling modulation: An energy efficient novel feature extraction for biosignal processing.
Proceedings of the IEEE Biomedical Circuits and Systems Conference, 2016

2015
Considerations for high-speed configurable-bandwidth time-interleaved digital delta-sigma modulators and synthesis in 28 nm UTBB FDSOI.
Proceedings of the IEEE 13th International New Circuits and Systems Conference, 2015

Semi-digital FIR DAC for low power single carrier IEEE 802.11ad 60GHz transmitter.
Proceedings of the IEEE 13th International New Circuits and Systems Conference, 2015

13.5 A -97dBm-sensitivity interferer-resilient 2.4GHz wake-up receiver using dual-IF multi-N-Path architecture in 65nm CMOS.
Proceedings of the 2015 IEEE International Solid-State Circuits Conference, 2015

2014
Small-Scale Surface Reconstruction and Volume Calculation of Soil Erosion in Complex Moroccan Gully Morphology Using Structure from Motion.
Remote. Sens., 2014

Subsampling techniques applied to 60 GHz wireless receivers in 28 nm CMOS.
Proceedings of the IEEE 12th International New Circuits and Systems Conference, 2014

A decision feedback equalizer with channel-dependent power consumption for 60-GHz receivers.
Proceedings of the IEEE International Symposium on Circuits and Systemss, 2014

2013
A Reconfigurable IF to DC Sub-Sampling Receiver Architecture With Embedded Channel Filtering for 60 GHz Applications.
IEEE Trans. Circuits Syst. I Regul. Pap., 2013

Hierarchical sizing and biasing of analog firm intellectual properties.
Integr., 2013

2012
A 7-Bit 18th Order 9.6 GS/s FIR Up-Sampling Filter for High Data Rate 60-GHz Wireless Transmitters.
IEEE J. Solid State Circuits, 2012

A 1 k-Pixel Video Camera for 0.7-1.1 Terahertz Imaging Applications in 65-nm CMOS.
IEEE J. Solid State Circuits, 2012

A 1kpixel CMOS camera chip for 25fps real-time terahertz imaging applications.
Proceedings of the 2012 IEEE International Solid-State Circuits Conference, 2012

A 65nm CMOS 1-to-10GHz tunable continuous-time low-pass filter for high-data-rate communications.
Proceedings of the 2012 IEEE International Solid-State Circuits Conference, 2012

A reconfigurable 60GHz subsampling receiver architecture with embedded channel filtering.
Proceedings of the 2012 IEEE International Symposium on Circuits and Systems, 2012

2011
Spurious emissions reduction using multirate RF transmitter.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011

A 7-bit 18<sup>th</sup> order 9.6 GS/s FIR filter for high data rate 60-GHz wireless communications.
Proceedings of the 37th European Solid-State Circuits Conference, 2011

A 20-23GHz Coupled Oscillators Array in 65nm CMOS for HDR 60GHz beamforming applications.
Proceedings of the 37th European Solid-State Circuits Conference, 2011

Design of 10 GHz sampling rate digital FIR filters with powers-of-two coefficients.
Proceedings of the 20th European Conference on Circuit Theory and Design, 2011

2010
Exploring ambient visualizations of context information.
Proceedings of the Eigth Annual IEEE International Conference on Pervasive Computing and Communications, 2010

A FIR baseband filter for high data rate 60-GHz wireless communications.
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2010), May 30, 2010

Wide-band receiver architecture with flexible blocker filtering techniques.
Proceedings of the 17th IEEE International Conference on Electronics, 2010

Baseband fading channel simulator for Inter-Vehicle Communication using SystemC-AMS.
Proceedings of the 2010 IEEE International Behavioral Modeling and Simulation Conference, 2010

2009
An All-Digital RF Signal Generator Using High-Speed ΔΣ Modulators.
IEEE J. Solid State Circuits, 2009

A digital Cartesian feedback path design for 2.4GHz ISM band standards.
Proceedings of the 16th IEEE International Conference on Electronics, 2009

A combined 4-bit quadrature digital to analog converter/mixer for millimeter-wave applications.
Proceedings of the 16th IEEE International Conference on Electronics, 2009

A 60GHz 65nm CMOS RMS power detector for antenna impedance mismatch detection.
Proceedings of the 35th European Solid-State Circuits Conference, 2009

2008
A 1.2 GHz semi-digital reconfigurable FIR bandpass filter with passive power combiner.
Proceedings of the ESSCIRC 2008, 2008

2007
Introduction to the Special Issue on ESSCIRC 2006.
IEEE J. Solid State Circuits, 2007

A Switchable-Order G<sub>m</sub>-C Baseband Filter With Wide Digital Tuning for Configurable Radio Receivers.
IEEE J. Solid State Circuits, 2007

A 2GHz 0.25μm SiGe BiCMOS Oscillator with Flip-Chip Mounted BAW Resonator.
Proceedings of the 2007 IEEE International Solid-State Circuits Conference, 2007

Systematic Offset Detection and Evaluation Using Hierarchical Graph-Based Sizing and Biasing.
Proceedings of the 14th IEEE International Conference on Electronics, 2007

Digital tuning of an analog tunable bandpass BAW-filter at GHz frequency.
Proceedings of the 33rd European Solid-State Circuits Conference, 2007

80 GHz low noise amplifiers in 65nm CMOS SOI.
Proceedings of the 33rd European Solid-State Circuits Conference, 2007

Reconfigurable digital Delta-Sigma Modulator Synthesis for digital wireless transmitters.
Proceedings of the 18th European Conference on Circuit Theory and Design, 2007

2006
Optimizing Resistances and Capacitances of a Continuous-Time ΣΔ ADC.
Proceedings of the 13th IEEE International Conference on Electronics, 2006

Design techniques for very high speed digital delta-sigma modulators aimed at all-digital RE transmitters.
Proceedings of the 13th IEEE International Conference on Electronics, 2006

2005
A G<sub>m</sub>-C low-pass filter for zero-IF mobile applications with a very wide tuning range.
IEEE J. Solid State Circuits, 2005

2004
Nonparametric Detection of Dependences in Stochastic Point Processes.
Int. J. Bifurc. Chaos, 2004

A multi-mode continuously-tunable lowpass filter for zero-IF mobile applications.
Proceedings of the 33rd European Solid-State Circuits Conference, 2004

2003
Beweisertechnologien für die Produktdatenverwaltung.
PhD thesis, 2003

Formal methods for the validation of automotive product configuration data.
Artif. Intell. Eng. Des. Anal. Manuf., 2003

Electrostatical coupling-spring for micro-mechanical filtering applications.
Proceedings of the 2003 International Symposium on Circuits and Systems, 2003

2002
Versatile macromodel for the power supply of submicronic CMOS microprocessors based on voltage down DC-DC converter.
Proceedings of the 2002 International Symposium on Circuits and Systems, 2002

2001
Very low-voltage digital-audio ΔΣ modulator with 88-dB dynamic range using local switch bootstrapping.
IEEE J. Solid State Circuits, 2001

Automotive Product Documentation.
Proceedings of the Engineering of Intelligent Systems, 2001

Switch sizing for very low-voltage switched-capacitor circuits.
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001

Detection of Inconsistencies in Complex Product Configuration Data Using Extended Propositional SAT-Checking.
Proceedings of the Fourteenth International Florida Artificial Intelligence Research Society Conference, 2001

IF MEMS filters for mobile communication.
Proceedings of 8th IEEE International Conference on Emerging Technologies and Factory Automation, 2001

Design of an autonomous micro robot.
Proceedings of 8th IEEE International Conference on Emerging Technologies and Factory Automation, 2001

Analog design for reuse - case study: very low-voltage sigma-delta modulator.
Proceedings of the Conference on Design, Automation and Test in Europe, 2001

2000
Automated synthesis of current-memory cells.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2000

An analog beam-forming circuit for ultrasound imaging using switched-current delay lines.
IEEE J. Solid State Circuits, 2000

Very low-voltage fully differential amplifier for switched-capacitor applications.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2000

A 1 V 1 mW digital-audio ΔΣ modulator with 88 dB dynamic range using local switch bootstrapping.
Proceedings of the IEEE 2000 Custom Integrated Circuits Conference, 2000

1999
Rail-to-rail operation of very low voltage CMOS switched-capacitor circuits.
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999

1998
Interactive verification of switched-current sigma-delta modulators.
Proceedings of the 5th IEEE International Conference on Electronics, Circuits and Systems, 1998

Automated design of switched-current cells.
Proceedings of the IEEE 1998 Custom Integrated Circuits Conference, 1998

1997
Design techniques for high-resolution current-mode sigma-delta modulators.
IEEE J. Solid State Circuits, 1997

1994
Accurate Modelling of the Non-Linear Settling Behaviour of Current Memory Circuits.
Proceedings of the 1994 IEEE International Symposium on Circuits and Systems, ISCAS 1994, London, England, UK, May 30, 1994

1989
A micropower CMOS continuous-time low-pass filter.
IEEE J. Solid State Circuits, June, 1989


  Loading...