Andreas Hartel
According to our database1,
Andreas Hartel
authored at least 18 papers
between 2012 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
2012
2014
2016
2018
2020
2022
2024
0
1
2
3
4
5
6
2
1
3
3
3
2
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
DART: An automated end-to-end object detection pipeline with data Diversification, open-vocabulary bounding box Annotation, pseudo-label Review, and model Training.
Expert Syst. Appl., 2024
OCDet: Object Center Detection via Bounding Box-Aware Heatmap Prediction on Edge Devices with NPUs.
CoRR, 2024
2023
Deep learning-based position detection for hydraulic cylinders using scattering parameters.
Expert Syst. Appl., December, 2023
2020
Live Demonstration: Versatile Emulation of Spiking Neural Networks on an Accelerated Neuromorphic Substrate.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Versatile Emulation of Spiking Neural Networks on an Accelerated Neuromorphic Substrate.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
Proceedings of the 25th International Conference on Pattern Recognition, 2020
2018
An Accelerated LIF Neuronal Network Array for a Large-Scale Mixed-Signal Neuromorphic Architecture.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018
2017
IEEE Trans. Biomed. Circuits Syst., 2017
Neuromorphic Hardware In The Loop: Training a Deep Spiking Network on the BrainScaleS Wafer-Scale System.
CoRR, 2017
CoRR, 2017
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
Neuromorphic hardware in the loop: Training a deep spiking network on the BrainScaleS wafer-scale system.
Proceedings of the 2017 International Joint Conference on Neural Networks, 2017
2016
PhD thesis, 2016
Proceedings of the ESSCIRC Conference 2016: 42<sup>nd</sup> European Solid-State Circuits Conference, 2016
2013
Proceedings of the 21st European Conference on Circuit Theory and Design, 2013
2012
Towards biologically realistic multi-compartment neuron model emulation in analog VLSI.
Proceedings of the 20th European Symposium on Artificial Neural Networks, 2012