Andreas Hartel

According to our database1, Andreas Hartel authored at least 18 papers between 2012 and 2024.

Collaborative distances:

Timeline

2012
2014
2016
2018
2020
2022
2024
0
1
2
3
4
5
6
2
1
3
3
3
2
1
1
1
1

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
DART: An automated end-to-end object detection pipeline with data Diversification, open-vocabulary bounding box Annotation, pseudo-label Review, and model Training.
Expert Syst. Appl., 2024

OCDet: Object Center Detection via Bounding Box-Aware Heatmap Prediction on Edge Devices with NPUs.
CoRR, 2024

2023
Deep learning-based position detection for hydraulic cylinders using scattering parameters.
Expert Syst. Appl., December, 2023

2020


Explainable Online Validation of Machine Learning Models for Practical Applications.
Proceedings of the 25th International Conference on Pattern Recognition, 2020

2018
An Accelerated LIF Neuronal Network Array for a Large-Scale Mixed-Signal Neuromorphic Architecture.
IEEE Trans. Circuits Syst. I Regul. Pap., 2018

Demonstrating Advantages of Neuromorphic Computation: A Pilot Study.
CoRR, 2018

Generative models on accelerated neuromorphic hardware.
CoRR, 2018

2017
Demonstrating Hybrid Learning in a Flexible Neuromorphic Hardware System.
IEEE Trans. Biomed. Circuits Syst., 2017

Neuromorphic Hardware In The Loop: Training a Deep Spiking Network on the BrainScaleS Wafer-Scale System.
CoRR, 2017

Pattern representation and recognition with accelerated analog neuromorphic systems.
CoRR, 2017



2016
Implementation and characterization of mixed-signal neuromorphic ASICs.
PhD thesis, 2016

A highly tunable 65-nm CMOS LIF neuron for a large scale neuromorphic system.
Proceedings of the ESSCIRC Conference 2016: 42<sup>nd</sup> European Solid-State Circuits Conference, 2016

2013
An analog dynamic memory array for neuromorphic hardware.
Proceedings of the 21st European Conference on Circuit Theory and Design, 2013

2012
Towards biologically realistic multi-compartment neuron model emulation in analog VLSI.
Proceedings of the 20th European Symposium on Artificial Neural Networks, 2012


  Loading...