Andrea Ruffino
Orcid: 0000-0002-1500-742X
According to our database1,
Andrea Ruffino
authored at least 11 papers
between 2017 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
A DAC/ADC-Based Wireline Transceiver Datapath Functional Verification on RFSoC Platform.
IEEE Trans. Circuits Syst. II Express Briefs, July, 2024
A 4×4 MIMO Discrete Multitone Wireline Transceiver With Far-End Crosstalk Cancellation For ADC-Based High-Speed Serial Links.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2024
2023
An 8b 1.0-to-1.25GS/s 0.7-to-0.8V Single-Stage Time-Based Gated-Ring-Oscillator ADC with $2\times$ Interpolating Sense-Amplifier-Latches.
Proceedings of the IEEE International Solid- State Circuits Conference, 2023
2022
A Cryo-CMOS Wideband Quadrature Receiver With Frequency Synthesizer for Scalable Multiplexed Readout of Silicon Spin Qubits.
IEEE J. Solid State Circuits, 2022
CoRR, 2022
A Cryogenic SiGe BiCMOS Hybrid Class B/C Mode-Switching VCO Achieving 201dBc/Hz Figure-of-Merit and 4.2GHz Frequency Tuning Range.
Proceedings of the IEEE International Solid-State Circuits Conference, 2022
Proceedings of the 48th IEEE European Solid State Circuits Conference, 2022
2021
IEEE J. Solid State Circuits, 2021
A Fully-Integrated 40-nm 5-6.5 GHz Cryo-CMOS System-on-Chip with I/Q Receiver and Frequency Synthesizer for Scalable Multiplexed Readout of Quantum Dots.
Proceedings of the IEEE International Solid-State Circuits Conference, 2021
2020
IEEE J. Solid State Circuits, 2020
2017
Proceedings of the 47th European Solid-State Device Research Conference, 2017