Andrea Panigada
According to our database1,
Andrea Panigada
authored at least 5 papers
between 2006 and 2022.
Collaborative distances:
Collaborative distances:
Timeline
2006
2008
2010
2012
2014
2016
2018
2020
2022
0
1
2
3
1
1
1
1
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2022
IEEE J. Solid State Circuits, 2022
2009
A 130 mW 100 MS/s Pipelined ADC With 69 dB SNDR Enabled by Digital Harmonic Distortion Correction.
IEEE J. Solid State Circuits, 2009
A 130mW 100MS/s pipelined ADC with 69dB SNDR enabled by digital harmonic distortion correction.
Proceedings of the IEEE International Solid-State Circuits Conference, 2009
2007
A Digital Requantizer With Shaped Requantization Noise That Remains Well Behaved After Nonlinear Distortion.
IEEE Trans. Signal Process., 2007
2006
IEEE Trans. Circuits Syst. I Regul. Pap., 2006