Anastasios Papagiannis
Orcid: 0000-0003-1568-9157
According to our database1,
Anastasios Papagiannis
authored at least 23 papers
between 2010 and 2023.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2023
Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, 2023
2021
ACM Trans. Storage, 2021
Freeing Compute Caches from Serialization and Garbage Collection in Managed Big Data Analytics.
CoRR, 2021
Balancing Garbage Collection vs I/O Amplification using hybrid Key-Value Placement in LSM-based Key-Value Stores.
CoRR, 2021
Proceedings of the EuroSys '21: Sixteenth European Conference on Computer Systems, 2021
Proceedings of the SoCC '21: ACM Symposium on Cloud Computing, 2021
2020
Proceedings of the 2020 USENIX Annual Technical Conference, 2020
Proceedings of the 12th USENIX Workshop on Hot Topics in Storage and File Systems, 2020
Proceedings of the Euro-Par 2020: Parallel Processing Workshops, 2020
2019
2018
Proceedings of the ACM Symposium on Cloud Computing, 2018
2016
ACM SIGOPS Oper. Syst. Rev., 2016
Proceedings of the 2016 USENIX Annual Technical Conference, 2016
Proceedings of the High Performance Computing, 2016
Proceedings of the European Space project on Smart Systems, Big Data, Future Internet, 2016
2014
Hybrid address spaces: A methodology for implementing scalable high-level programming models on non-coherent many-core architectures.
J. Syst. Softw., 2014
Proceedings of the IEEE 30th Symposium on Mass Storage Systems and Technologies, 2014
Vanguard: Increasing Server Efficiency via Workload Isolation in the Storage I/O Path.
Proceedings of the ACM Symposium on Cloud Computing, 2014
2011
Scalable Runtime Support for Data Intensive Applications on the Single Chip Cloud Computer.
Proceedings of the 3rd Many-core Applications Research Community (MARC) Symposium. Proceedings of the 3rd MARC Symposium, 2011
2010
Rearchitecting MapReduce for Heterogeneous Multicore Processors with Explicitly Managed Memories.
Proceedings of the 39th International Conference on Parallel Processing, 2010