Amin Rezaei
Orcid: 0000-0002-7469-3642Affiliations:
- California State University, Long Beach, CA, USA
- Northwestern University, Evanston, IL, USA
- University of Louisiana at Lafayette, LA, USA
- Shahid Beheshti University (SBU), Department of Computer Engineering, Tehran, Iran
According to our database1,
Amin Rezaei
authored at least 44 papers
between 2014 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
J. Hardw. Syst. Secur., March, 2024
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024
LIPSTICK: Corruptibility-Aware and Explainable Graph Neural Network-based Oracle-Less Attack on Logic Locking.
Proceedings of the 29th Asia and South Pacific Design Automation Conference, 2024
2023
Reliable and secure memristor-based chaotic communication against eavesdroppers and untrusted foundries.
Discov. Internet Things, December, 2023
Machine Learning in Chaos-Based Encryption: Theory, Implementations, and Applications.
IEEE Access, 2023
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023
Proceedings of the 24th International Symposium on Quality Electronic Design, 2023
Risk-Aware and Explainable Framework for Ensuring Guaranteed Coverage in Evolving Hardware Trojan Detection.
Proceedings of the IEEE/ACM International Conference on Computer Aided Design, 2023
CoLA: Convolutional Neural Network Model for Secure Low Overhead Logic Locking Assignment.
Proceedings of the Great Lakes Symposium on VLSI 2023, 2023
2022
Proceedings of the 41st IEEE/ACM International Conference on Computer-Aided Design, 2022
Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, 2022
Deep Neural Network and Transfer Learning for Accurate Hardware-Based Zero-Day Malware Detection.
Proceedings of the GLSVLSI '22: Great Lakes Symposium on VLSI 2022, Irvine CA USA, June 6, 2022
Distributed Logic Encryption: Essential Security Requirements and Low-Overhead Implementation.
Proceedings of the GLSVLSI '22: Great Lakes Symposium on VLSI 2022, Irvine CA USA, June 6, 2022
2021
IACR Cryptol. ePrint Arch., 2021
IACR Cryptol. ePrint Arch., 2021
Proceedings of the Silicon Valley Cybersecurity Conference - Second Conference, 2021
Adaptive-HMD: Accurate and Cost-Efficient Machine Learning-Driven Malware Detection using Microarchitectural Events.
Proceedings of the 27th IEEE International Symposium on On-Line Testing and Robust System Design, 2021
Discrete Time Delay Feedback Control of Stewart Platform with Intelligent Optimizer Weight Tuner.
Proceedings of the IEEE International Conference on Robotics and Automation, 2021
2020
CoRR, 2020
2019
Wirel. Networks, 2019
An energy-efficient partition-based XYZ-planar routing algorithm for a wireless network-on-chip.
J. Supercomput., 2019
IACR Cryptol. ePrint Arch., 2019
IACR Cryptol. ePrint Arch., 2019
IACR Cryptol. ePrint Arch., 2019
IACR Cryptol. ePrint Arch., 2019
IACR Cryptol. ePrint Arch., 2019
Proceedings of the 2019 IEEE Computer Society Annual Symposium on VLSI, 2019
2018
Proceedings of the Applied Reconfigurable Computing. Architectures, Tools, and Applications, 2018
2017
CAP-W: Congestion-aware platform for wireless-based network-on-chip in many-core era.
Microprocess. Microsystems, 2017
IACR Cryptol. ePrint Arch., 2017
Cyclic Locking and Memristor-based Obfuscation Against CycSAT and Inside Foundry Attacks.
IACR Cryptol. ePrint Arch., 2017
Proceedings of the 25th Euromicro International Conference on Parallel, 2017
2016
Comput. Electr. Eng., 2016
Proceedings of the 29th IEEE International System-on-Chip Conference, 2016
ERFAN: Efficient reconfigurable fault-tolerant deflection routing algorithm for 3-D Network-on-Chip.
Proceedings of the 29th IEEE International System-on-Chip Conference, 2016
Proceedings of the 24th Euromicro International Conference on Parallel, 2016
Shift sprinting: fine-grained temperature-aware NoC-based MCSoC architecture in dark silicon age.
Proceedings of the 53rd Annual Design Automation Conference, 2016
2015
Proceedings of the 23rd Euromicro International Conference on Parallel, 2015
2014
Proceedings of the International Conference on High Performance Computing & Simulation, 2014