Amin Farmahini Farahani
According to our database1,
Amin Farmahini Farahani
authored at least 20 papers
between 2006 and 2020.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2020
2019
2018
Proceedings of the Workshop on Memory Centric High Performance Computing, 2018
Proceedings of the 45th ACM/IEEE Annual International Symposium on Computer Architecture, 2018
2016
Near-DRAM Acceleration with Single-ISA Heterogeneous Processing in Standard Memory Modules.
IEEE Micro, 2016
Proceedings of the Second International Symposium on Memory Systems, 2016
2015
IEEE Comput. Archit. Lett., 2015
NDA: Near-DRAM acceleration architecture leveraging commodity DRAM devices and standard memory modules.
Proceedings of the 21st IEEE International Symposium on High Performance Computer Architecture, 2015
Proceedings of the 2015 IEEE Hot Chips 27 Symposium (HCS), 2015
2014
Energy-efficient reconfigurable cache architectures for accelerator-enabled embedded systems.
Proceedings of the 2014 IEEE International Symposium on Performance Analysis of Systems and Software, 2014
Process variation-aware workload partitioning algorithms for GPUs supporting spatial-multitasking.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2014
2013
IEEE Trans. Computers, 2013
2011
Modular high-throughput and low-latency sorting units for FPGAs in the Large Hadron Collider.
Proceedings of the IEEE 9th Symposium on Application Specific Processors, 2011
2010
Parallel scalable hardware implementation of asynchronous discrete particle swarm optimization.
Eng. Appl. Artif. Intell., 2010
2009
Proceedings of the FCCM 2009, 2009
2008
Proceedings of the Design, Automation and Test in Europe, 2008
2007
Proceedings of the 14th IEEE International Conference on Electronics, 2007
Proceedings of the 14th IEEE International Conference on Electronics, 2007
Proceedings of the 17th ACM Great Lakes Symposium on VLSI 2007, 2007
2006
Proceedings of the Fifth International Conference on Parallel Computing in Electrical Engineering (PARELEC 2006), 2006