Amar Shrestha

Orcid: 0000-0002-5988-0466

According to our database1, Amar Shrestha authored at least 17 papers between 2016 and 2021.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2021
1S1R-Based Stable Learning through Single-Spike-Encoded Spike-Timing-Dependent Plasticity.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021

In-Hardware Learning of Multilayer Spiking Neural Networks on a Neuromorphic Processor.
Proceedings of the 58th ACM/IEEE Design Automation Conference, 2021

2020
High-Level Plan for Behavioral Robot Navigation with Natural Language Directions and R-NET.
CoRR, 2020

Multivariate Time Series Classification Using Spiking Neural Networks.
Proceedings of the 2020 International Joint Conference on Neural Networks, 2020

Exploiting Neuron and Synapse Filter Dynamics in Spatial Temporal Learning of Deep Spiking Neural Network.
Proceedings of the Twenty-Ninth International Joint Conference on Artificial Intelligence, 2020

MAGNet: Multi-Region Attention-Assisted Grounding of Natural Language Queries at Phrase Level.
Proceedings of the 25th International Conference on Pattern Recognition, 2020

Encoding, Model, and Architecture: Systematic Optimization for Spiking Neural Network in FPGAs.
Proceedings of the IEEE/ACM International Conference On Computer Aided Design, 2020

2019
A General Framework to Map Neural Networks onto Neuromorphic Processor.
Proceedings of the 20th International Symposium on Quality Electronic Design, 2019

Approximating Back-propagation for a Biologically Plausible Local Learning Rule in Spiking Neural Networks.
Proceedings of the International Conference on Neuromorphic Systems, 2019

An Event-driven Neuromorphic System with Biologically Plausible Temporal Dynamics.
Proceedings of the International Conference on Computer-Aided Design, 2019

2018
Modular Spiking Neural Circuits for Mapping Long Short-Term Memory on a Neurosynaptic Processor.
IEEE J. Emerg. Sel. Topics Circuits Syst., 2018

Scalable NoC-based Neuromorphic Hardware Learning and Inference.
Proceedings of the 2018 International Joint Conference on Neural Networks, 2018

2017
Stable spike-timing dependent plasticity rule for multilayer unsupervised and supervised learning.
Proceedings of the 2017 International Joint Conference on Neural Networks, 2017

A spike-based long short-term memory on a neurosynaptic processor.
Proceedings of the 2017 IEEE/ACM International Conference on Computer-Aided Design, 2017

2016
System Design for In-Hardware STDP Learning and Spiking Based Probablistic Inference.
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2016

Probabilistic inference using stochastic spiking neural networks on a neurosynaptic processor.
Proceedings of the 2016 International Joint Conference on Neural Networks, 2016

Simulation of bayesian learning and inference on distributed stochastic spiking neural networks.
Proceedings of the 2016 International Joint Conference on Neural Networks, 2016


  Loading...