Alper Buyuktosunoglu

Deanna Postles Dunn Berger

David Trilla

Bülent Abali

Craig R. Walters

Jang-Soo Lee

Proceedings of the IEEE International Symposium on High-Performance Computer Architecture, 2024

FitBit: Ensuring Robust and Secure Execution Through Runtime-Generated Stressmarks.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust, 2024

2023

Adaptive Power Shifting for Power-Constrained Heterogeneous Systems.

[BibT_eX]

[DOI]

IEEE Trans. Computers, March, 2023

SoCurity: A Design Approach for Enhancing SoC Security.

[BibT_eX]

[DOI]

IEEE Comput. Archit. Lett., 2023

Efficient Pruning for Machine Learning Under Homomorphic Encryption.

[BibT_eX]

[DOI]

Proceedings of the Computer Security - ESORICS 2023, 2023

Characterization and Exploration of Latch Checkers for Efficient RAS Protection.

[BibT_eX]

[DOI]

Proceedings of the 53rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks, 2023

2022

HeapCheck: Low-cost Hardware Support for Memory Safety.

[BibT_eX]

[DOI]

ACM Trans. Archit. Code Optim., 2022

HE-PEx: Efficient Machine Learning under Homomorphic Encryption using Pruning, Permutation and Expansion.

[BibT_eX]

[DOI]

CoRR, 2022

HetSched: Quality-of-Mission Aware Scheduling for Autonomous Vehicle SoCs.

[BibT_eX]

[DOI]

CoRR, 2022

Cloud-backed mobile cognition.

[BibT_eX]

[DOI]

Computing, 2022

IBM Telum: a 16-Core 5+ GHz DCM.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Solid-State Circuits Conference, 2022

AI accelerator on IBM telum processor: industrial product.

[BibT_eX]

[DOI]

Proceedings of the ISCA '22: The 49th Annual International Symposium on Computer Architecture, New York, New York, USA, June 18, 2022

On the Scalability of HeapCheck.

[BibT_eX]

[DOI]

Proceedings of the 52nd Annual IEEE/IFIP International Conference on Dependable Systems and Networks, 2022

2021

Erratum to "Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs".

[BibT_eX]

[DOI]

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021

Predictive Guardbanding: Program-Driven Timing Margin Reduction for GPUs.

[BibT_eX]

[DOI]

IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2021

Intelligent Adaptation of Hardware Knobs for Improving Performance and Power Consumption.

[BibT_eX]

[DOI]

Alexandre E. Eichenberger

Miquel Moretó

IEEE Trans. Computers, 2021

Cores, Cache, Content, and Characterization: IBM's Second Generation 14-nm Product, z15.

[BibT_eX]

[DOI]

IEEE J. Solid State Circuits, 2021

TokenSmart: Distributed, Scalable Power Management in the Many-Core Era.

[BibT_eX]

[DOI]

Parth Shah

Ranjal Gautham Shenoy

Vaidyanathan Srinivasan

IEEE Comput. Archit. Lett., 2021

Heterogeneity-Aware Scheduling on SoCs for Autonomous Vehicles.

[BibT_eX]

[DOI]

Ronald Dreslinski Jr.

Pradeep Bhadravati Parashurama

IEEE Comput. Archit. Lett., 2021

NOVIA: A Framework for Discovering Non-Conventional Inline Accelerators.

[BibT_eX]

[DOI]

Proceedings of the MICRO '21: 54th Annual IEEE/ACM International Symposium on Microarchitecture, 2021

Energy Efficiency Boost in the AI-Infused POWER10 Processor.

[BibT_eX]

[DOI]

Proceedings of the 48th ACM/IEEE Annual International Symposium on Computer Architecture, 2021

Hardware Support for Low-Cost Memory Safety.

[BibT_eX]

[DOI]

Proceedings of the 51st Annual IEEE/IFIP International Conference on Dependable Systems and Networks, 2021

2020

Proactive power management in IBM z15.

[BibT_eX]

[DOI]

Tobias Webel

Preetham M. Lobo

Thomas Strach

Srinivas Purushotham

Ramon Bertran

Daniel Mueller-Gritschneder

IBM J. Res. Dev., 2020

STOMP: A Tool for Evaluation of Scheduling Policies in Heterogeneous Multi-Processors.

[BibT_eX]

[DOI]

CoRR, 2020

2.7 IBM z15: A 12-Core 5.2GHz Microprocessor.

[BibT_eX]

[DOI]

Proceedings of the 2020 IEEE International Solid- State Circuits Conference, 2020

Data Compression Accelerator on IBM POWER9 and z15 Processors : Industrial Product.

[BibT_eX]

[DOI]

Proceedings of the 47th ACM/IEEE Annual International Symposium on Computer Architecture, 2020

Improving Efficiency in Large-Scale Decentralized Distributed Training.

[BibT_eX]

[DOI]

Proceedings of the 2020 IEEE International Conference on Acoustics, 2020

Asymmetric Resilience: Exploiting Task-Level Idempotency for Transient Error Recovery in Accelerator-Based Systems.

[BibT_eX]

[DOI]

Proceedings of the IEEE International Symposium on High Performance Computer Architecture, 2020

2019

IBM z14: Processor Characterization and Power Management for High-Reliability Mainframe Systems.

[BibT_eX]

[DOI]

Dureseti Chidambarrao

IEEE J. Solid State Circuits, 2019

Asymmetric Resilience for Accelerator-Rich Systems.

[BibT_eX]

[DOI]

IEEE Comput. Archit. Lett., 2019

Touché: Towards Ideal and Efficient Cache Compression By Mitigating Tag Area Overheads.

[BibT_eX]

[DOI]

Proceedings of the 52nd Annual IEEE/ACM International Symposium on Microarchitecture, 2019

A Highly Efficient Distributed Deep Learning System for Automatic Speech Recognition.

[BibT_eX]

[DOI]

Proceedings of the 20th Annual Conference of the International Speech Communication Association, 2019

Resilient Low Voltage Accelerators for High Energy Efficiency.

[BibT_eX]

[DOI]

Nandhini Chandramoorthy

Proceedings of the 25th IEEE International Symposium on High Performance Computer Architecture, 2019

Power Aware Heterogeneous Node Assembly.

[BibT_eX]

[DOI]

Proceedings of the 25th IEEE International Symposium on High Performance Computer Architecture, 2019

Cross-Layer Resilience: Challenges, Insights, and the Road Ahead.

[BibT_eX]

[DOI]

Eric Cheng

Proceedings of the 56th Annual Design Automation Conference 2019, 2019

2018

IBM POWER9 circuit design and energy optimization for 14-nm technology.

[BibT_eX]

[DOI]

Ramon Bertran Monfort

IBM J. Res. Dev., 2018

IBM z14 design methodology enhancements in the 14-nm technology node.

[BibT_eX]

[DOI]

IBM J. Res. Dev., 2018

Attaché: Towards Ideal Memory Compression by Mitigating Metadata Bandwidth Overheads.

[BibT_eX]

[DOI]

Seokin Hong

Prashant Jayaprakash Nair

Proceedings of the 51st Annual IEEE/ACM International Symposium on Microarchitecture, 2018

Towards "Smarter" Vehicles Through Cloud-Backed Swarm Cognition.

[BibT_eX]

[DOI]

Proceedings of the 2018 IEEE Intelligent Vehicles Symposium, 2018

Droop mitigation using critical-path sensors and an on-chip distributed power supply estimation engine in the z14™ enterprise processor.

[BibT_eX]

[DOI]

Proceedings of the 2018 IEEE International Solid-State Circuits Conference, 2018

ChopStiX: Systematic Extraction of Code-Representative Microbenchmarks.

[BibT_eX]

[DOI]

Proceedings of the 2018 IEEE International Symposium on Workload Characterization, 2018

Impact of Software Approximations on the Resiliency of a Video Summarization System.

[BibT_eX]

[DOI]

Proceedings of the 48th Annual IEEE/IFIP International Conference on Dependable Systems and Networks, 2018

Energy-secure swarm power management.

[BibT_eX]

[DOI]

Proceedings of the 2018 Design, Automation & Test in Europe Conference & Exhibition, 2018

Dyhard-DNN: even more DNN acceleration with dynamic hardware reconfiguration.

[BibT_eX]

[DOI]

Mateja Putic

Swagath Venkataramani

Proceedings of the 55th Annual Design Automation Conference, 2018

2017

Architectural Support for Cognitive Processing.

[BibT_eX]

[DOI]

IEEE Micro, 2017

Machine learning techniques for taming the complexity of modern hardware design.

[BibT_eX]

[DOI]

Matthew M. Ziegler

Ramon Bertran Monfort

IBM J. Res. Dev., 2017

Mitigating Power Contention: A Scheduling Based Approach.

[BibT_eX]

[DOI]

IEEE Comput. Archit. Lett., 2017

26.2 Power supply noise in a 22nm z13™ microprocessor.

[BibT_eX]

[DOI]

Proceedings of the 2017 IEEE International Solid-State Circuits Conference, 2017

Invited paper: Secure swarm intelligence: A new approach to many-core power management.

[BibT_eX]

[DOI]

Proceedings of the 2017 IEEE/ACM International Symposium on Low Power Electronics and Design, 2017

Invited paper: Resilient and energy-secure power management.

[BibT_eX]

[DOI]

Alexandre E. Eichenberger

Proceedings of the 2017 IEEE/ACM International Symposium on Low Power Electronics and Design, 2017

libPRISM: an intelligent adaptation of prefetch and SMT levels.

[BibT_eX]

[DOI]

Proceedings of the International Conference on Supercomputing, 2017

Cross-Layer Resilience in Low-Voltage Digital Systems: Key Insights.

[BibT_eX]

[DOI]

Proceedings of the 2017 IEEE International Conference on Computer Design, 2017

Very Low Voltage (VLV) Design.

[BibT_eX]

[DOI]

Proceedings of the 2017 IEEE International Conference on Computer Design, 2017

BRAVO: Balanced Reliability-Aware Voltage Optimization.

[BibT_eX]

[DOI]

Karthik Swaminathan

Nandhini Chandramoorthy

Proceedings of the 2017 IEEE International Symposium on High Performance Computer Architecture, 2017

2016

Measurement-Driven Methodology for Evaluating Processor Heterogeneity Options for Power-Performance Efficiency.

[BibT_eX]

[DOI]

Proceedings of the 2016 International Symposium on Low Power Electronics and Design, 2016

Resilience characterization of a vision analytics application under varying degrees of approximation.

[BibT_eX]

[DOI]

Proceedings of the 2016 IEEE International Symposium on Workload Characterization, 2016

Characterization and mitigation of power contention across multiprogrammed workloads.

[BibT_eX]

[DOI]

Proceedings of the 2016 IEEE International Symposium on Workload Characterization, 2016

2015

Robust power management in the IBM z13.

[BibT_eX]

[DOI]

IBM J. Res. Dev., 2015

Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach.

[BibT_eX]

[DOI]

Proceedings of the 48th International Symposium on Microarchitecture, 2015

Power-efficient embedded processing with resilience and real-time constraints.

[BibT_eX]

[DOI]

Proceedings of the IEEE/ACM International Symposium on Low Power Electronics and Design, 2015

Resilient mobile cognition: Algorithms, innovations, and architectures.

[BibT_eX]

[DOI]

Sharathchandra Pankanti

H. Akbarpour

Filiz Bunyak

Kannappan Palaniappan

Guna Seetharaman

Proceedings of the 33rd IEEE International Conference on Computer Design, 2015

Resilient, UAV-embedded real-time computing.

[BibT_eX]

[DOI]

Sharathchandra Pankanti

Proceedings of the 33rd IEEE International Conference on Computer Design, 2015

Increasing multicore system efficiency through intelligent bandwidth shifting.

[BibT_eX]

[DOI]

Proceedings of the 21st IEEE International Symposium on High Performance Computer Architecture, 2015

2014

Adaptive Prefetching on POWER7: Improving Performance and Power Consumption.

[BibT_eX]

[DOI]

ACM Trans. Parallel Comput., 2014

Special Series on Harsh Chips [Guest editors' introduction].

[BibT_eX]

[DOI]

IEEE Micro, 2014

Comparing Implementations of Near-Data Computing with In-Memory MapReduce Workloads.

[BibT_eX]

[DOI]

Seth H. Pugsley

Jeffrey Jestes

Vijayalakshmi Srinivasan

Al Davis

Feifei Li

IEEE Micro, 2014

Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities.

[BibT_eX]

[DOI]

Proceedings of the 47th Annual IEEE/ACM International Symposium on Microarchitecture, 2014

NDC: Analyzing the impact of 3D-stacked memory+logic devices on MapReduce workloads.

[BibT_eX]

[DOI]

Seth H. Pugsley

Jeffrey Jestes

Huihui Zhang

Vijayalakshmi Srinivasan

Al Davis

Feifei Li

Proceedings of the 2014 IEEE International Symposium on Performance Analysis of Systems and Software, 2014

Empirically derived abstractions in uncore power modeling for a server-class processor chip.

[BibT_eX]

[DOI]

Proceedings of the International Symposium on Low Power Electronics and Design, 2014

Characterization of transient error tolerance for a class of mobile embedded applications.

[BibT_eX]

[DOI]

Proceedings of the 2014 IEEE International Symposium on Workload Characterization, 2014

3D stacking of high-performance processors.

[BibT_eX]

[DOI]

Proceedings of the 20th IEEE International Symposium on High Performance Computer Architecture, 2014

2013

Runtime Application Behavior Prediction Using a Statistical Metric Model.

[BibT_eX]

[DOI]

IEEE Trans. Computers, 2013

SMT Malleability in IBM POWER5 and POWER6 Processors.

[BibT_eX]

[DOI]

IEEE Trans. Computers, 2013

Application-level power and performance characterization and optimization on IBM Blue Gene/Q systems.

[BibT_eX]

[DOI]

IBM J. Res. Dev., 2013

SMT Switch: Software Mechanisms for Power Shifting.

[BibT_eX]

[DOI]

IEEE Comput. Archit. Lett., 2013

Crank it up or dial it down: coordinated multiprocessor frequency and folding control.

[BibT_eX]

[DOI]

Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture, 2013

SMT-centric power-aware thread placement in chip multiprocessors.

[BibT_eX]

[DOI]

Proceedings of the 22nd International Conference on Parallel Architectures and Compilation Techniques, 2013

2012

CPU Accounting for Multicore Processors.

[BibT_eX]

[DOI]

IEEE Trans. Computers, 2012

Energy-Aware Computing.

[BibT_eX]

[DOI]

Thomas F. Wenisch

IEEE Micro, 2012

Accurate Fine-Grained Processor Power Proxies.

[BibT_eX]

[DOI]

Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture, 2012

Systematic Energy Characterization of CMP/SMT Processor Systems via Automated Micro-Benchmarks.

[BibT_eX]

[DOI]

Proceedings of the 45th Annual IEEE/ACM International Symposium on Microarchitecture, 2012

Architectural perspectives of future wireless base stations based on the IBM PowerEN™ processor.

[BibT_eX]

[DOI]

Proceedings of the 18th IEEE International Symposium on High Performance Computer Architecture, 2012

Power management of multi-core chips: Challenges and pitfalls.

[BibT_eX]

[DOI]

Proceedings of the 2012 Design, Automation & Test in Europe Conference & Exhibition, 2012

Making data prefetch smarter: adaptive prefetching on POWER7.

[BibT_eX]

[DOI]

Proceedings of the International Conference on Parallel Architectures and Compilation Techniques, 2012

2011

Energy-Aware Accounting and Billing in Large-Scale Computing Facilities.

[BibT_eX]

[DOI]

IEEE Micro, 2011

Introducing the Adaptive Energy Management Features of the Power7 Chip.

[BibT_eX]

[DOI]

IEEE Micro, 2011

Adaptive energy-management features of the IBM POWER7 chip.

[BibT_eX]

[DOI]

IBM J. Res. Dev., 2011

Characterizing Power and Temperature Behavior of POWER6-Based System.

[BibT_eX]

[DOI]

IEEE J. Emerg. Sel. Topics Circuits Syst., 2011

A case for guarded power gating for multi-core processors.

[BibT_eX]

[DOI]

Proceedings of the 17th International Conference on High-Performance Computer Architecture (HPCA-17 2011), 2011

Abstraction and microarchitecture scaling in early-stage power modeling.

[BibT_eX]

[DOI]

Richard J. Eickemeyer

Proceedings of the 17th International Conference on High-Performance Computer Architecture (HPCA-17 2011), 2011

2010

A Unified Prediction Method for Predicting Program Behavior.

[BibT_eX]

[DOI]

IEEE Trans. Computers, 2010

Trends and techniques for energy efficient architectures.

[BibT_eX]

[DOI]

Proceedings of the 18th IEEE/IFIP VLSI-SoC 2010, 2010

Program behavior prediction using a statistical metric model.

[BibT_eX]

[DOI]

Proceedings of the SIGMETRICS 2010, 2010

Guarded Power Gating in a Multi-core Setting.

[BibT_eX]

[DOI]

Proceedings of the Computer Architecture, 2010

Runtime workload behavior prediction using statistical metric modeling with application to dynamic power management.

[BibT_eX]

[DOI]

Proceedings of the 2010 IEEE International Symposium on Workload Characterization, 2010

Power and performance aware reconfigurable cache for CMPs.

[BibT_eX]

[DOI]

Proceedings of the Second International Forum on Next-Generation Multicore/Manycore Technologies, 2010

Power-efficient, reliable microprocessor architectures: modeling and design methods.

[BibT_eX]

[DOI]

Proceedings of the 20th ACM Great Lakes Symposium on VLSI 2009, 2010

Power and thermal characterization of POWER6 system.

[BibT_eX]

[DOI]

Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques, 2010

2009

CPU Accounting in CMP Processors.

[BibT_eX]

[DOI]

IEEE Comput. Archit. Lett., 2009

Dynamic power gating with quality guarantees.

[BibT_eX]

[DOI]

Proceedings of the 2009 International Symposium on Low Power Electronics and Design, 2009

ITCA: Inter-task Conflict-Aware CPU Accounting for CMPs.

[BibT_eX]

[DOI]

Proceedings of the PACT 2009, 2009

2008

Software-Controlled Priority Characterization of POWER5 Processor.

[BibT_eX]

[DOI]

Proceedings of the 35th International Symposium on Computer Architecture (ISCA 2008), 2008

Exploring power management in multi-core systems.

[BibT_eX]

[DOI]

Reinaldo A. Bergamaschi

Proceedings of the 13th Asia South Pacific Design Automation Conference, 2008

2007

Evaluating design tradeoffs in on-chip power management for CMPs.

[BibT_eX]

[DOI]

Joseph J. Sharkey

Proceedings of the 2007 International Symposium on Low Power Electronics and Design, 2007

Predicting Program Behavior Based On Objective Function Minimization.

[BibT_eX]

[DOI]

Proceedings of the IEEE 10th International Symposium on Workload Characterization, 2007

Performance modeling for early analysis of multi-core systems.

[BibT_eX]

[DOI]

Reinaldo A. Bergamaschi

Proceedings of the 5th International Conference on Hardware/Software Codesign and System Synthesis, 2007

2006

An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power Budget.

[BibT_eX]

[DOI]

Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-39 2006), 2006

2005

Long-Term Workload Phases: Duration Predictions and Applications to DVFS.

[BibT_eX]

[DOI]

Margaret Martonosi

IEEE Micro, 2005

A High Performance, Energy Efficient GALS ProcessorMicroarchitecture with Reduced Implementation Complexity.

[BibT_eX]

[DOI]

Yongkang Zhu

Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005

Stretching the Limits of Clock-Gating Efficiency in Server-Class Processors.

[BibT_eX]

[DOI]

Richard J. Eickemeyer

Proceedings of the 11th International Conference on High-Performance Computer Architecture (HPCA-11 2005), 2005

2004

Microarchitectural techniques for power gating of execution units.

[BibT_eX]

[DOI]

Proceedings of the 2004 International Symposium on Low Power Electronics and Design, 2004

2003

A Dynamically Tunable Memory Hierarchy.

[BibT_eX]

[DOI]

Sandhya Dwarkadas

IEEE Trans. Computers, 2003

Dynamically Tuning Processor Resources with Adaptive Processing.

[BibT_eX]

[DOI]

Computer, 2003

Hot-and-Cold: Using Criticality in the Design of Energy-Efficient Caches.

[BibT_eX]

[DOI]

Viji Srinivasan

Sandhya Dwarkadas

Proceedings of the Power-Aware Computer Systems, Third International Workshop, 2003

Energy Efficient Co-Adaptive Instruction Fetch and Issue.

[BibT_eX]

[DOI]

Proceedings of the 30th International Symposium on Computer Architecture (ISCA 2003), 2003

2002

Early-Stage Definition of LPX: A Low Power Issue-Execute Processor.

[BibT_eX]

[DOI]

Proceedings of the Power-Aware Computer Systems, Second International Workshop, 2002

Tradeoffs in power-efficient issue queue design.

[BibT_eX]

[DOI]

Proceedings of the 2002 International Symposium on Low Power Electronics and Design, 2002

Integrating Adaptive On-Chip Storage Structures for Reduced Dynamic Power.

[BibT_eX]

[DOI]

Steve Dropsho

Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques (PACT 2002), 2002

2001

Low-Voltage 0, 25 µm CMOS Improved Power Adaptive Issue Queue for Embedded Microprocessors.

[BibT_eX]

Proceedings of the SOC Design Methodologies, 2001

A circuit level implementation of an adaptive issue queue for power-aware microprocessors.

[BibT_eX]

[DOI]

Proceedings of the 11th ACM Great Lakes Symposium on VLSI 2001, 2001

2000

Power-Aware Microarchitecture: Design and Modeling Challenges for Next-Generation Microprocessors.

[BibT_eX]

[DOI]

IEEE Micro, 2000

An Adaptive Issue Queue for Reduced Power at High Performance.

[BibT_eX]

[DOI]

Proceedings of the Power-Aware Computer Systems, First International Workshop, 2000

Memory hierarchy reconfiguration for energy and performance in general-purpose processor architectures.

[BibT_eX]

[DOI]