Ali El-Moursy

Orcid: 0000-0002-3660-6544

According to our database1, Ali El-Moursy authored at least 55 papers between 2003 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
E<sup>2</sup>CSM: efficient FPGA implementation of elliptic curve scalar multiplication over generic prime field GF(p).
J. Supercomput., January, 2024

Using Intermittent Chaotic Clocks to Secure Cryptographic Chips.
CoRR, 2024

Characterization and Machine Learning Classification of AI and PC Workloads.
IEEE Access, 2024

A Compact and Low Latency SPM Architecture for ECC Cryptosystems.
IEEE Access, 2024

Parallel Deployment and Performance Analysis of a Multi-Hop Routing Protocol for 5G Backhaul Networks Using Cloud and HPC Platforms.
IEEE Access, 2024

2023
MSSAMTO-IoV: modified sparrow search algorithm for multi-hop task offloading for IoV.
J. Supercomput., December, 2023

Area-time efficient point multiplication architecture on twisted Edwards curve over general prime field G F ( p ).
Int. J. Circuit Theory Appl., December, 2023

Fog-ROCL: A Fog based RSU Optimum Configuration and Localization in VANETs.
Pervasive Mob. Comput., August, 2023

3D layout of the Spidergon-Donut on-chip interconnection network.
Int. J. High Perform. Syst. Archit., 2023

EC-Crypto: Highly Efficient Area-Delay Optimized Elliptic Curve Cryptography Processor.
IEEE Access, 2023

2022
Home Automation Using Augmented Reality (HAAR).
Wirel. Pers. Commun., 2022

Chaotic Clock Driven Cryptographic Chip: Towards a DPA Resistant AES Processor.
IEEE Trans. Emerg. Top. Comput., 2022

Hardware Acceleration of the STRIKE String Kernel Algorithm for Estimating Protein to Protein Interactions.
IEEE ACM Trans. Comput. Biol. Bioinform., 2022

Using Non-Autonomous Chaotic Clocks to Drive CPA-Resistant AES Cryptographic Chips.
IEEE Trans. Circuits Syst. II Express Briefs, 2022

Wireless link scheduling via parallel genetic algorithm.
Concurr. Comput. Pract. Exp., 2022

Automatic Digital Modulation Recognition Based on Genetic-Algorithm-Optimized Machine Learning Models.
IEEE Access, 2022

Multi Objective Task Offloading in Fog Computing using Sparrow Search algorithm.
Proceedings of the 19th International Multi-Conference on Systems, Signals & Devices, 2022

2021
Joint estimation of the channel and I/Q imbalance for two-way relay networks.
Telecommun. Syst., 2021

Joint timing-offset and channel estimation for physical layer network coding in frequency selective environments.
IET Commun., 2021

Parameter Tuning of MLP, RBF, and ANFIS Models Using Genetic Algorithm in Modeling and Classification Applications.
Proceedings of the International Conference on Information Technology, 2021

2020
PMSMC: Priority-based Multi-requestor Scheduler for Embedded System Memory Controller.
J. Parallel Distributed Comput., 2020

Deployment and Analysis of a Hybrid Shared/Distributed-Memory Parallel Visualization Tool for 3-D Oil Reservoir Grid on OpenStack Cloud Computing.
IEEE Access, 2020

Parallel Two-Way Relay Channel Estimation in Cloud-Based 5G Radio Access Networks.
IEEE Access, 2020

A Dynamic Clustering Approach for Increasing User Throughput in 5G Wireless Networks.
Proceedings of the NOMS 2020, 2020

Fog Node Optimum Placement and Configuration Technique for VANETs.
Proceedings of the International Conference on Communications, 2020

Improved Parallel ZF-VBLAST Detector for MIMO System.
Proceedings of the International Conference on Communications, 2020

Parallel Semi-blind Joint Timing-Offset and Channel Estimation for AF-TWRNs.
Proceedings of the International Conference on Communications, 2020

2019
CFPA: Congestion aware, fault tolerant and process variation aware adaptive routing algorithm for asynchronous Networks-on-Chip.
J. Parallel Distributed Comput., 2019

Multi-Dimensional Regression Host Utilization algorithm (MDRHU) for Host Overload Detection in Cloud Computing.
J. Cloud Comput., 2019

Adaptive TB-LMI: An efficient memory controller and scheduler design.
Concurr. Comput. Pract. Exp., 2019

2018
Low Complexity Receivers for Massive MIMO Cloud Radio Access Systems.
Proceedings of the International Conference on Signal Processing and Information Security, 2018

Parallel Study of 3-D Oil Reservoir Data Visualization Tool Using Hybrid Distributed/Shared-Memory Models.
Proceedings of the 2018 IEEE 16th Intl Conf on Dependable, 2018

2017
Architecture level analysis for process variation in synchronous and asynchronous Networks-on-Chip.
J. Parallel Distributed Comput., 2017

System-level simulator for process variation influenced synchronous and asynchronous NoCs.
Proceedings of the 30th IEEE International System-on-Chip Conference, 2017

2015
Traffic-Based Virtual Channel Activation for Low-Power NoC.
IEEE Trans. Very Large Scale Integr. Syst., 2015

Fair memory access scheduling algorithms for multicore processors.
Int. J. Parallel Emergent Distributed Syst., 2015

Parallel PPI Prediction Performance Study on HPC Platforms.
J. Circuits Syst. Comput., 2015

Adaptive Time-Based Least Memory Intensive Scheduling.
Proceedings of the IEEE 9th International Symposium on Embedded Multicore/Many-core Systems-on-Chip, 2015

Optimization for traffic-based virtual channel activation low-power NoC.
Proceedings of the 5th International Conference on Energy Aware Computing Systems & Applications, 2015

Real-Time Memory Controller for Embedded Multi-core System.
Proceedings of the 17th IEEE International Conference on High Performance Computing and Communications, 2015

2014
Performance evaluation and comparison of parallel conjugate gradient on modern multi-core accelerator and massively parallel systems.
Int. J. Parallel Emergent Distributed Syst., 2014

V-Set Cache: an Efficient Adaptive Shared Cache for Multi-Core Processors.
J. Circuits Syst. Comput., 2014

High-accuracy hierarchical parallel technique for hidden Markov model-based 3D magnetic resonance image brain segmentation.
Concurr. Comput. Pract. Exp., 2014

Time-Based Least Memory Intensive Scheduling.
Proceedings of the IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, 2014

Adaptive V-Set Cache for Multi-core Processors.
Proceedings of the IEEE 8th International Symposium on Embedded Multicore/Manycore SoCs, 2014

2013
Traffic-based virtual channel activation for low-power NoC.
Proceedings of the 8th International Design and Test Symposium, 2013

2012
Hierarchical-based parallel technique for HMM 3D MRI brain segmentation algorithm.
Int. J. Parallel Emergent Distributed Syst., 2012

High Performance Memory Requests Scheduling Technique for Multicore Processors.
Proceedings of the 14th IEEE International Conference on High Performance Computing and Communication & 9th IEEE International Conference on Embedded Software and Systems, 2012

V-Set Cache Design for LLC of Multi-core Processors.
Proceedings of the 14th IEEE International Conference on High Performance Computing and Communication & 9th IEEE International Conference on Embedded Software and Systems, 2012

2011
Image processing applications performance study on Cell BE and Blue Gene/L.
Concurr. Comput. Pract. Exp., 2011

2008
An efficient in-place 3D transpose for multicore processors with software managed memory hierarchy.
Proceedings of the 1st international forum on Next-generation multicore/manycore technologies, 2008

2006
Compatible phase co-scheduling on a CMP of multi-threaded processors.
Proceedings of the 20th International Parallel and Distributed Processing Symposium (IPDPS 2006), 2006

2005
Partitioning Multi-Threaded Processors with a Large Number of Threads.
Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2005

2003
1-V ADPCM Processor for Low-Power Wireless Applications.
Proceedings of the IFIP VLSI-SoC 2003, 2003

Front-End Policies for Improved Issue Efficiency in SMT Processors.
Proceedings of the Ninth International Symposium on High-Performance Computer Architecture (HPCA'03), 2003


  Loading...