Alexandre E. Eichenberger
Affiliations:- IBM Research
According to our database1,
Alexandre E. Eichenberger
authored at least 51 papers
between 1994 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
On csauthors.net:
Bibliography
2024
Proceedings of the Proceedings 27th International Conference on Extending Database Technology, 2024
2023
2021
Intelligent Adaptation of Hardware Knobs for Improving Performance and Power Consumption.
IEEE Trans. Computers, 2021
2020
An open-source solution to performance portability for Summit and Sierra supercomputers.
IBM J. Res. Dev., 2020
Language to Network: Conditional Parameter Adaptation with Natural Language Descriptions.
Proceedings of the 58th Annual Meeting of the Association for Computational Linguistics, 2020
2019
POSTER: CogR: Exploiting Program Structures for Machine-Learning Based Runtime Solutions.
Proceedings of the 28th International Conference on Parallel Architectures and Compilation Techniques, 2019
2017
Proceedings of the Fourth Workshop on the LLVM Compiler Infrastructure in HPC, 2017
Proceedings of the International Conference on Supercomputing, 2017
Proceedings of the 24th IEEE International Conference on High Performance Computing, 2017
2016
Proceedings of the 7th International Workshop on Performance Modeling, 2016
Proceedings of the Third Workshop on the LLVM Compiler Infrastructure in HPC, 2016
Proceedings of the OpenMP: Memory, Devices, and Tasks, 2016
Proceedings of the OpenMP: Memory, Devices, and Tasks, 2016
2015
Proceedings of the Second Workshop on the LLVM Compiler Infrastructure in HPC, 2015
Proceedings of the 6th International Workshop on Performance Modeling, 2015
Proceedings of the OpenMP: Heterogenous Execution and Data Movements, 2015
Proceedings of the OpenMP: Heterogenous Execution and Data Movements, 2015
2014
Proceedings of the 2014 LLVM Compiler Infrastructure in HPC, 2014
Proceedings of the ACM International Conference on Supercomputing 25th Anniversary Volume, 2014
2013
IBM J. Res. Dev., 2013
Proceedings of the OpenMP in the Era of Low Power Devices and Accelerators, 2013
2012
Proceedings of the OpenMP in a Heterogeneous World - 8th International Workshop on OpenMP, 2012
2010
2009
Proceedings of the ACM/IEEE Conference on High Performance Computing, 2009
Proceedings of the PACT 2009, 2009
2008
Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, 2008
2006
Using advanced compiler technology to exploit the performance of the Cell Broadband Engine<sup>TM</sup> architecture.
IBM Syst. J., 2006
2005
Proceedings of the 19th Annual International Conference on Supercomputing, 2005
Proceedings of the 3nd IEEE / ACM International Symposium on Code Generation and Optimization (CGO 2005), 2005
Proceedings of the 14th International Conference on Parallel Architectures and Compilation Techniques (PACT 2005), 2005
2004
Proceedings of the ACM SIGPLAN 2004 Conference on Programming Language Design and Implementation 2004, 2004
2002
Inf. Process. Lett., 2002
Algorithmica, 2002
2001
IEEE Trans. Computers, 2001
2000
Proceedings of the 33rd Annual IEEE/ACM International Symposium on Microarchitecture, 2000
1999
Proceedings of the Tenth Annual ACM-SIAM Symposium on Discrete Algorithms, 1999
Proceedings of the 32nd Annual IEEE/ACM International Symposium on Microarchitecture, 1999
1998
Proceedings of the 31st Annual IEEE/ACM International Symposium on Microarchitecture, 1998
Proceedings of the 1998 International Conference on Parallel Architectures and Compilation Techniques, 1998
1997
Proceedings of the ACM SIGPLAN '97 Conference on Programming Language Design and Implementation (PLDI), 1997
1996
PhD thesis, 1996
Int. J. Parallel Program., 1996
Proceedings of the ACM SIGPLAN'96 Conference on Programming Language Design and Implementation (PLDI), 1996
1995
Stage scheduling: a technique to reduce the register requirements of a modulo schedule.
Proceedings of the 28th Annual International Symposium on Microarchitecture, Ann Arbor, Michigan, USA, November 29, 1995
Proceedings of the 28th Annual International Symposium on Microarchitecture, Ann Arbor, Michigan, USA, November 29, 1995
Proceedings of the 9th international conference on Supercomputing, 1995
Impact of Load Imbalance on the Design of Software Barriers.
Proceedings of the 1995 International Conference on Parallel Processing, 1995
Modeling load imbalance and fuzzy barriers for scalable shared-memory multiprocessors.
Proceedings of the 28th Annual Hawaii International Conference on System Sciences (HICSS-28), 1995
1994
Proceedings of the 27th Annual International Symposium on Microarchitecture, San Jose, California, USA, November 30, 1994