Alexander Fell
Orcid: 0000-0002-9955-2643
According to our database1,
Alexander Fell
authored at least 20 papers
between 2008 and 2021.
Collaborative distances:
Collaborative distances:
Timeline
2008
2010
2012
2014
2016
2018
2020
0
1
2
3
4
5
2
1
1
1
1
1
4
3
1
3
2
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2021
Supercomput. Front. Innov., 2021
XDIVINSA: eXtended DIVersifying INStruction Agent to Mitigate Power Side-Channel Leakage.
IACR Cryptol. ePrint Arch., 2021
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021
2020
Symmetric $k$-Means for Deep Neural Network Compression and Hardware Acceleration on FPGAs.
IEEE J. Sel. Top. Signal Process., 2020
2019
Proceedings of the 24th Asia and South Pacific Design Automation Conference, 2019
2018
Proceedings of the 28th International Conference on Field Programmable Logic and Applications, 2018
2017
DFGenTool: A Dataflow Graph Generation Tool for Coarse Grain Reconfigurable Architectures.
Proceedings of the 30th International Conference on VLSI Design and 16th International Conference on Embedded Systems, 2017
Asynchronous 1R-1W dual-port SRAM by using single-port SRAM in 28nm UTBB-FDSOI technology.
Proceedings of the 30th IEEE International System-on-Chip Conference, 2017
Automated, inter-macro channel space adjustment and optimization for faster design closure.
Proceedings of the 30th IEEE International System-on-Chip Conference, 2017
Proceedings of the British Machine Vision Conference 2017, 2017
2015
Floorplan and congestion aware framework for optimal SRAM selection for memory subsystems.
Proceedings of the 28th IEEE International System-on-Chip Conference, 2015
Proceedings of the 28th IEEE International System-on-Chip Conference, 2015
A deterministic, minimal routing algorithm for a toroidal, rectangular honeycomb topology using a 2-tupled relative address.
Proceedings of the 28th IEEE International System-on-Chip Conference, 2015
2014
Force-directed scheduling for Data Flow Graph mapping on Coarse-Grained Reconfigurable Architectures.
Proceedings of the 2014 International Conference on ReConFigurable Computing and FPGAs, 2014
2009
ACM Trans. Embed. Comput. Syst., 2009
Generic routing rules and a scalable access enhancement for the Network-on-Chip RECONNECT.
Proceedings of the Annual IEEE International SoC Conference, SoCC 2009, 2009
Proceedings of the 2009 International Conference on Compilers, 2009
Proceedings of the Reconfigurable Computing: Architectures, 2009
2008
Proceedings of the 19th IEEE International Conference on Application-Specific Systems, 2008
Proceedings of the 19th IEEE International Conference on Application-Specific Systems, 2008