Alessio Antolini
Orcid: 0000-0003-0952-3839
According to our database1,
Alessio Antolini
authored at least 10 papers
between 2020 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2024
Designing Circuits for AiMC Based on Non-Volatile Memories: A Tutorial Brief on Trade-Off and Strategies for ADCs and DACs Co-Design.
IEEE Trans. Circuits Syst. II Express Briefs, March, 2024
Drift-Tolerant Implementation of a Neural Network on a PCM-Based Analog In-Memory Computing Unit for Motor Control Applications.
Proceedings of the 19th Conference on Ph.D Research in Microelectronics and Electronics, 2024
A Bit-Line Biasing Circuit for Analog In-Memory Computing Based on Phase Change Memory.
Proceedings of the 19th Conference on Ph.D Research in Microelectronics and Electronics, 2024
2023
Combined HW/SW Drift and Variability Mitigation for PCM-Based Analog In-Memory Computing for Neural Network Applications.
IEEE J. Emerg. Sel. Topics Circuits Syst., March, 2023
2022
J. Comput. Civ. Eng., 2022
Phase-change memory cells characterization in an analog in-memory computing perspective.
Proceedings of the 17th Conference on Ph.D Research in Microelectronics and Electronics, 2022
Proceedings of the IEEE International Symposium on Circuits and Systems, 2022
An embedded PCM Peripheral Unit adding Analog MAC In-Memory Computing Feature addressing Non-linearity and Time Drift Compensation.
Proceedings of the 48th IEEE European Solid State Circuits Conference, 2022
2021
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
2020
Proceedings of the 2020 International Conference on Embedded Wireless Systems and Networks, 2020