Alban Bourge

According to our database1, Alban Bourge authored at least 11 papers between 2013 and 2019.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2019
Efficient Decompression of Binary Encoded Balanced Ternary Sequences.
IEEE Trans. Very Large Scale Integr. Syst., 2019

2018
High-Efficiency Convolutional Ternary Neural Networks with Custom Adder Trees and Weight Compression.
ACM Trans. Reconfigurable Technol. Syst., 2018

2017
Prototyping dynamic task migration on heterogeneous reconfigurable systems.
Proceedings of the International Symposium on Rapid System Prototyping, 2017

Scalable high-performance architecture for convolutional ternary neural networks on FPGA.
Proceedings of the 27th International Conference on Field Programmable Logic and Applications, 2017

2016
Changement de contexte matériel sur FPGA entre équipements reconfigurables et hétérogènes dans un environnement de calcul distribué. (Hardware task context switch on FPGA between heterogeneous reconfigurable devices in a cloud-FPGA environment).
PhD thesis, 2016

Generating Efficient Context-Switch Capable Circuits through Autonomous Design Flow.
ACM Trans. Reconfigurable Technol. Syst., 2016

Demonstration of a context-switch method for heterogeneous reconfigurable systems.
Proceedings of the 26th International Conference on Field Programmable Logic and Applications, 2016

HLS-Based Methodology for Fast Iterative Development Applied to Elliptic Curve Arithmetic.
Proceedings of the 2016 Euromicro Conference on Digital System Design, 2016

2015
A Novel Method for Enabling FPGA Context-Switch (Abstract Only).
Proceedings of the 2015 ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, 2015

Automatic High-Level Hardware Checkpoint Selection for Reconfigurable Systems.
Proceedings of the 23rd IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, 2015

2013
Flexible, extensible, open-source and affordable FPGA-based traffic generator.
Proceedings of the first edition workshop on High performance and programmable networking, 2013


  Loading...