Ajoy Kumar Palit
Affiliations:- University of Bremen, Germany
According to our database1,
Ajoy Kumar Palit
authored at least 22 papers
between 1999 and 2016.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2016
Genetic-Algorithm-based Test Pattern Generation for Crosstalk Faults between On-Chip Aggressor and Victim.
J. Circuits Syst. Comput., 2016
2015
TPG for Crosstalk Faults between On-Chip Aggressor and Victim Using Genetic Algorithms.
Proceedings of the 18th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, 2015
2010
Test Pattern Generation and Compaction for Crosstalk Induced Glitches and Delay Faults.
Proceedings of the VLSI Design 2010: 23rd International Conference on VLSI Design, 2010
Proceedings of the 13th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, 2010
Efficient Training Algorithm for Neuro-Fuzzy Network and its Application to Nonlinear Sensor Characteristic Linearization.
Proceedings of the Intelligent Systems for Automated Learning and Adaptation: Emerging Trends and Applications, 2010
2009
Proceedings of the Natural Intelligence for Scheduling, Planning and Packing Problems, 2009
2008
Neuro-Fuzzy Approaches for Forecasting Electrical Load Using Additional Moving Average Window Data Filter on Takagi-Sugeno Type MISO Networks.
J. Adv. Comput. Intell. Intell. Informatics, 2008
2007
XSIM: An Efficient Crosstalk Simulator for Analysis and Modeling of Signal Integrity Faults in Both Defective and Defect-free Interconnects.
Proceedings of the 10th IEEE Workshop on Design & Diagnostics of Electronic Circuits & Systems (DDECS 2007), 2007
2006
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, 2006
Influence of Resistive Bridging Fault on Crosstalk Coupling Effects in On-Chip Aggressor-Victim Interconnects.
Proceedings of the 21th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2006), 2006
2005
ABCD Modeling of Crosstalk Coupling Noise to Analyze the Signal Integrity Losses on the Victim Interconnect in DSM Chips.
Proceedings of the 18th International Conference on VLSI Design (VLSI Design 2005), 2005
A New, Flexible and Very Accurate Crosstalk Fault Model to Analyze the Effects of Coupling Noise between the Interconnects on Signal Integrity Losses in Deep Submicron Chips.
Proceedings of the 14th Asian Test Symposium (ATS 2005), 2005
2004
Rule extraction, complexity reduction and evolutionary optimization for fuzzy modeling.
Int. J. Knowl. Based Intell. Eng. Syst., 2004
Modeling and Analysis of Crosstalk Coupling Effect on the Victim Interconnect Using the ABCD Network Model.
Proceedings of the 19th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2004), 2004
2003
Simple Fuzzy Modeling Scheme for Compact TS Fuzzy Model Using a Real-Coded Genetic Algorithm.
Proceedings of the 1st Indian International Conference on Artificial Intelligence, 2003
Data Driven Simple Fuzzy Rule Generation Algorithm for Fuzzy Modeling and Identification.
Proceedings of the 1st Indian International Conference on Artificial Intelligence, 2003
2002
Backpropagation based training algorithm for Takagi-Sugeno type MIMO neuro-fuzzy network to forecast electrical load time series.
Proceedings of the 2002 IEEE International Conference on Fuzzy Systems, 2002
2001
Proceedings of the 10th IEEE International Conference on Fuzzy Systems, 2001
2000
Nonlinear combination of forecasts using artificial neural network, fuzzy logic and neuro-fuzzy approaches.
Proceedings of the Ninth IEEE International Conference on Fuzzy Systems, 2000
1999
Proceedings of the International Joint Conference Neural Networks, 1999