Aili Wang
Orcid: 0000-0002-1019-4019Affiliations:
- Zhejiang University, Haining, Zhejiang, China
- University of Washington, Seattle, WA, USA (former)
According to our database1,
Aili Wang
authored at least 19 papers
between 2016 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
On csauthors.net:
Bibliography
2024
Improving Quantization-aware Training of Low-Precision Network via Block Replacement on Full-Precision Counterpart.
CoRR, 2024
Decoupling Dark Knowledge via Block-wise Logit Distillation for Feature-level Alignment.
CoRR, 2024
Advancing Training Efficiency of Deep Spiking Neural Networks through Rate-based Backpropagation.
CoRR, 2024
2023
CoRR, 2023
Proceedings of the 5th International Conference on Robotics, 2023
A 1.39nJ/Conversion CMOS Temperature Sensor with 173 um2 Sensing Core for Remote Sensing in 65nm CMOS.
Proceedings of the 2023 8th International Conference on Systems, 2023
A Biological Population Threshold Coding with Robust Feature Extraction and Neuronal Jitter for SNN-based Speech Recognition.
Proceedings of the 9th International Conference on Computing and Artificial Intelligence, 2023
2022
STSC-SNN: Spatio-Temporal Synaptic Connection with Temporal Convolution and Attention for Spiking Neural Networks.
CoRR, 2022
MAP-SNN: Mapping Spike Activities with Multiplicity, Adaptability, and Plasticity into Bio-Plausible Spiking Neural Networks.
CoRR, 2022
2021
Circuit Modeling for RRAM-Based Neuromorphic Chip Crossbar Array With and Without Write-Verify Scheme.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021
2020
IEEE Trans. Very Large Scale Integr. Syst., 2020
2019
IEEE Trans. Very Large Scale Integr. Syst., 2019
A 9-bit Resistor-Based All-Digital Temperature Sensor with a SAR-Quantization Embedded Differential Low-Pass Filter in 65nm CMOS Consuming 57pJ with a 2.5 μs Conversion Time.
Proceedings of the IEEE Custom Integrated Circuits Conference, 2019
2018
Integr., 2018
Pin-Efficient 12-Bit 8-Wire 8-Level Permutation Coding for High-Speed Parallel Wireline Tranceivers.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
2017
Design and Analysis of an Always-ON Input-Biased pA-Current Sub-nW mV-Threshold Hysteretic Comparator for Near-Zero Energy Sensing.
IEEE Trans. Circuits Syst. I Regul. Pap., 2017
2016
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016
Proceedings of the IEEE International Symposium on Circuits and Systems, 2016