Ahmed F. Shalash
According to our database1,
Ahmed F. Shalash
authored at least 24 papers
between 1999 and 2016.
Collaborative distances:
Collaborative distances:
Timeline
2000
2002
2004
2006
2008
2010
2012
2014
2016
0
1
2
3
4
5
1
1
1
2
2
2
1
1
2
1
4
1
2
1
2
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2016
Adaptive Closed Loop OFDM-Based Resource Allocation Method using Machine Learning and Genetic Algorithm.
CoRR, 2016
Lattice reduction and orthogonal space-frequency block code in correlated channels: Performance analysis and new results.
Proceedings of the International Conference on Selected Topics in Mobile & Wireless Networking, 2016
2015
Design and implementation of application-specific instruction-set processor design for high-throughput multi-standard wireless orthogonal frequency division multiplexing baseband processor.
IET Circuits Devices Syst., 2015
Low complexity timing synchronization and channel estimation for DVB-T2 over long echo channels.
Proceedings of the 36th IEEE Sarnoff Symposium 2015, Newark, NJ, USA, 2015
Proceedings of the 2015 IEEE International Conference on Electronics, 2015
2014
Circuits Syst. Signal Process., 2014
2013
Wirel. Pers. Commun., 2013
Improved synchronization, channel estimation, and simplified LDPC decoding for the physical layer of the DVB-T2 receiver.
EURASIP J. Wirel. Commun. Netw., 2013
Low complexity maximum likelihood estimation of time and frequency offset for DVB-T2.
Proceedings of the IEEE 11th International New Circuits and Systems Conference, 2013
2012
Embedded reconfigurable synchronization & acquisition ASIP for a multi-standard OFDM receiver.
EURASIP J. Embed. Syst., 2012
Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engine.
EURASIP J. Embed. Syst., 2012
2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2011), 2011
2010
Design architecture of generic DFT/DCT 1D and 2D engine controlled by SW instructions.
Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems, 2010
2009
Proceedings of the International Symposium on Circuits and Systems (ISCAS 2009), 2009
Proceedings of IEEE International Conference on Communications, 2009
2004
Proceedings of IEEE International Conference on Communications, 2004
2000
Power Efficient Folding of Pipelined LMS Adaptive Filters with Applications to Wireline Digital Communications.
J. VLSI Signal Process., 2000
Theoretical and practical limits of next-generation high-speed digital subscriber loops.
IEEE Trans. Commun., 2000
1999
IEEE Trans. Commun., 1999
Proceedings of the 1999 International Symposium on Circuits and Systems, ISCAS 1999, Orlando, Florida, USA, May 30, 1999
Proceedings of the 1999 IEEE International Conference on Communications: Global Convergence Through Communications, 1999