Adriel Ziesemer
According to our database1,
Adriel Ziesemer
authored at least 15 papers
between 2007 and 2016.
Collaborative distances:
Collaborative distances:
Timeline
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
0
1
2
3
4
5
6
2
4
3
2
3
1
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2016
Toward better layout design in ASTRAN CAD tool by using an efficient transistor folding.
Proceedings of the IEEE 59th International Midwest Symposium on Circuits and Systems, 2016
Optimizing cell area by applying an alternative transistor folding technique in an open source physical synthesis CAD tool.
Proceedings of the IEEE 7th Latin American Symposium on Circuits & Systems, 2016
2014
Proceedings of the 27th Symposium on Integrated Circuits and Systems Design, 2014
Proceedings of the IEEE 5th Latin American Symposium on Circuits and Systems, 2014
Proceedings of the IEEE Computer Society Annual Symposium on VLSI, 2014
Proceedings of the Great Lakes Symposium on VLSI 2014, GLSVLSI '14, Houston, TX, USA - May 21, 2014
2010
Low-sensitivity to process variations aging sensor for automotive safety-critical applications.
Proceedings of the 28th IEEE VLSI Test Symposium, 2010
Proceedings of the 16th IEEE International On-Line Testing Symposium (IOLTS 2010), 2010
Proceedings of the 17th IEEE International Conference on Electronics, 2010
2009
Proceedings of the 15th IEEE International On-Line Testing Symposium (IOLTS 2009), 2009
An automated design methodology for layout generation targeting power leakage minimization.
Proceedings of the 16th IEEE International Conference on Electronics, 2009
2007
Proceedings of the IFIP VLSI-SoC 2007, 2007
Proceedings of the IFIP VLSI-SoC 2007, 2007
Proceedings of the IEEE International Conference on Microelectronic Systems Education, 2007