Adam B. Kinsman
According to our database1,
Adam B. Kinsman
authored at least 21 papers
between 2003 and 2013.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2013
Hardware-efficient on-chip generation of time-extensive constrained-random sequences for in-system validation.
Proceedings of the 50th Annual Design Automation Conference 2013, 2013
2012
Proceedings of the 2012 IEEE International Test Conference, 2012
2011
IEEE Trans. Very Large Scale Integr. Syst., 2011
IEEE Trans. Very Large Scale Integr. Syst., 2011
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2011
Computational Vector-Magnitude-Based Range Determination for Scientific Abstract Data Types.
IEEE Trans. Computers, 2011
IEEE Trans. Computers, 2011
IEEE Des. Test Comput., 2011
2010
IEEE Trans. Very Large Scale Integr. Syst., 2010
A Parallel Computing Platform for Real-Time Haptic Interaction with Deformable Bodies.
IEEE Trans. Haptics, 2010
Bit-Width Allocation for Hardware Accelerators for Scientific Computing Using SAT-Modulo Theory.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2010
Robust design methods for hardware accelerators for iterative algorithms in scientific computing.
Proceedings of the 47th Design Automation Conference, 2010
2009
Proceedings of the 27th International Conference on Computer Design, 2009
Proceedings of the Design, Automation and Test in Europe, 2009
2008
Proceedings of the 2008 IEEE International Test Conference, 2008
Proceedings of the 9th International Symposium on Quality of Electronic Design (ISQED 2008), 2008
Hardware-based parallel computing for real-time haptic rendering of deformable objects.
Proceedings of the 2008 IEEE/RSJ International Conference on Intelligent Robots and Systems, 2008
2006
Diagnosis of Logic Circuits Using Compressed Deterministic Data and On-Chip Response Comparison.
IEEE Trans. Very Large Scale Integr. Syst., 2006
2005
Time-multiplexed test data decompression architecture for core-based SOCs with improved utilization of tester channels.
Proceedings of the 10th European Test Symposium, 2005
2004
Proceedings of the 22nd IEEE International Conference on Computer Design: VLSI in Computers & Processors (ICCD 2004), 2004
2003
Proceedings of the 18th IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems (DFT 2003), 2003