Abhiroop Bhattacharjee

Orcid: 0000-0002-7721-271X

According to our database1, Abhiroop Bhattacharjee authored at least 30 papers between 2020 and 2024.

Collaborative distances:
  • Dijkstra number2 of four.
  • Erdős number3 of four.

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

Online presence:

On csauthors.net:

Bibliography

2024
RobustEdge: Low Power Adversarial Detection for Cloud-Edge Systems.
IEEE Trans. Emerg. Top. Comput. Intell., April, 2024

When In-memory Computing Meets Spiking Neural Networks - A Perspective on Device-Circuit-System-and-Algorithm Co-design.
CoRR, 2024

TReX- Reusing Vision Transformer's Attention for Efficient Xbar-based Computing.
CoRR, 2024

PIVOT- Input-aware Path Selection for Energy-efficient ViT Inference.
CoRR, 2024

ClipFormer: Key-Value Clipping of Transformers on Memristive Crossbars for Write Noise Mitigation.
CoRR, 2024

Are SNNs Truly Energy-efficient? - A Hardware Perspective.
Proceedings of the IEEE International Conference on Acoustics, 2024

HaLo-FL: Hardware-Aware Low-Precision Federated Learning.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2024

2023
HyDe: A brid PCM/FeFET/SRAM vice-Search for Optimizing Area and Energy-Efficiencies in Analog IMC Platforms.
IEEE J. Emerg. Sel. Topics Circuits Syst., December, 2023

SpikeSim: An End-to-End Compute-in-Memory Hardware Evaluation Tool for Benchmarking Spiking Neural Networks.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., November, 2023

<i>SwitchX</i>: Gmin-Gmax Switching for Energy-efficient and Robust Implementation of Binarized Neural Networks on ReRAM Xbars.
ACM Trans. Design Autom. Electr. Syst., July, 2023

<i>XploreNAS</i>: Explore Adversarially Robust and Hardware-efficient Neural Architectures for Non-ideal Xbars.
ACM Trans. Embed. Comput. Syst., July, 2023

SATA: Sparsity-Aware Training Accelerator for Spiking Neural Networks.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., June, 2023

MCAIMem: a Mixed SRAM and eDRAM Cell for Area and Energy-efficient on-chip AI Memory.
CoRR, 2023

HyDe: A Hybrid PCM/FeFET/SRAM Device-search for Optimizing Area and Energy-efficiencies in Analog IMC Platforms.
CoRR, 2023

XploreNAS: Explore Adversarially Robust & Hardware-efficient Neural Architectures for Non-ideal Xbars.
CoRR, 2023

Examining the Role and Limits of Batchnorm Optimization to Mitigate Diverse Hardware-noise in In-memory Computing.
Proceedings of the Great Lakes Symposium on VLSI 2023, 2023

DeepCAM: A Fully CAM-based Inference Accelerator with Variable Hash Lengths for Energy-efficient Deep Neural Networks.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2023

XPert: Peripheral Circuit & Neural Architecture Co-search for Area and Energy-efficient Xbar-based Computing.
Proceedings of the 60th ACM/IEEE Design Automation Conference, 2023

2022
NEAT: Nonlinearity Aware Training for Accurate, Energy-Efficient, and Robust Implementation of Neural Networks on 1T-1R Crossbars.
IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 2022

Examining the Robustness of Spiking Neural Networks on Non-ideal Memristive Crossbars.
Proceedings of the ISLPED '22: ACM/IEEE International Symposium on Low Power Electronics and Design, Boston, MA, USA, August 1, 2022

Rate Coding Or Direct Coding: Which One Is Better For Accurate, Robust, And Energy-Efficient Spiking Neural Networks?
Proceedings of the IEEE International Conference on Acoustics, 2022

Examining and Mitigating the Impact of Crossbar Non-idealities for Accurate Implementation of Sparse Deep Neural Networks.
Proceedings of the 2022 Design, Automation & Test in Europe Conference & Exhibition, 2022

MIME: adapting a single neural network for multi-task inference with memory-efficient dynamic pruning.
Proceedings of the DAC '22: 59th ACM/IEEE Design Automation Conference, San Francisco, California, USA, July 10, 2022

2021
END-TRUE: Emerging Nanotechnology-Based Double-Throughput True Random Number Generator.
Proceedings of the VLSI-SoC: Technology Advancement on SoC Design, 2021

Metastability with Emerging Reconfigurable Transistors: Exploiting Ambipolarity for Throughput.
Proceedings of the 29th IFIP/IEEE International Conference on Very Large Scale Integration, 2021

Activation Density based Mixed-Precision Quantization for Energy Efficient Neural Networks.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021

Efficiency-driven Hardware Optimization for Adversarially Robust Neural Networks.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021

2020
NEAT: Non-linearity Aware Training for Accurate and Energy-Efficient Implementation of Neural Networks on 1T-1R Memristive Crossbars.
CoRR, 2020

SwitchX- Gmin-Gmax Switching for Energy-Efficient and Robust Implementation of Binary Neural Networks on Memristive Xbars.
CoRR, 2020

Rethinking Non-idealities in Memristive Crossbars for Adversarial Robustness in Neural Networks.
CoRR, 2020


  Loading...