Abdullah M. Zyarah
Orcid: 0000-0001-8220-5285
According to our database1,
Abdullah M. Zyarah
authored at least 21 papers
between 2015 and 2024.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
Online presence:
-
on orcid.org
-
on dl.acm.org
On csauthors.net:
Bibliography
2024
IEEE Trans. Emerg. Top. Comput. Intell., October, 2024
Time-Series Forecasting and Sequence Learning Using Memristor-based Reservoir System.
CoRR, 2024
Proceedings of the Great Lakes Symposium on VLSI 2024, 2024
2023
2021
MetaplasticNet: Architecture with Probabilistic Metaplastic Synapses for Continual Learning.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2021
Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition Workshops, 2021
2020
IEEE Trans. Computers, 2020
CoRR, 2020
Proceedings of the 21st International Symposium on Quality Electronic Design, 2020
Proceedings of the IEEE International Symposium on Circuits and Systems, 2020
2019
IEEE Trans. Emerg. Top. Comput. Intell., 2019
ACM J. Emerg. Technol. Comput. Syst., 2019
Proceedings of the International Joint Conference on Neural Networks, 2019
2018
Semi-Trained Memristive Crossbar Computing Engine with <i>In Situ</i> Learning Accelerator.
ACM J. Emerg. Technol. Comput. Syst., 2018
CoRR, 2018
Proceedings of the IEEE International Symposium on Circuits and Systems, 2018
2017
Invited paper: Resource sharing in feed forward neural networks for energy efficiency.
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017
On-device STDP and synaptic normalization for neuromemristive spiking neural network.
Proceedings of the IEEE 60th International Midwest Symposium on Circuits and Systems, 2017
Ziksa: On-chip learning accelerator with memristor crossbars for multilevel neural networks.
Proceedings of the IEEE International Symposium on Circuits and Systems, 2017
Proceedings of the 2017 International Joint Conference on Neural Networks, 2017
2015
Reconfigurable hardware architecture of the spatial pooler for hierarchical temporal memory.
Proceedings of the 28th IEEE International System-on-Chip Conference, 2015