Abdullah Aljuffri

Orcid: 0000-0002-2333-4754

According to our database1, Abdullah Aljuffri authored at least 15 papers between 2014 and 2024.

Collaborative distances:

Timeline

Legend:

Book 
In proceedings 
Article 
PhD thesis 
Dataset
Other 

Links

On csauthors.net:

Bibliography

2024
The Security Evaluation of an Efficient Lightweight AES Accelerator.
Cryptogr., June, 2024

Extracting Weights of CIM-Based Neural Networks Through Power Analysis of Adder-Trees.
Proceedings of the IEEE European Test Symposium, 2024

2023
Securing an Efficient Lightweight AES Accelerator.
Proceedings of the 22nd IEEE International Conference on Trust, 2023

A Pre-Silicon Power Leakage Assessment Based on Generative Adversarial Networks.
Proceedings of the 26th Euromicro Conference on Digital System Design, 2023

2021
Applying Thermal Side-Channel Attacks on Asymmetric Cryptography.
IEEE Trans. Very Large Scale Integr. Syst., 2021

Multi-Bit Blinding: A Countermeasure for RSA Against Side Channel Attacks.
Proceedings of the 39th IEEE VLSI Test Symposium, 2021

Power Side Channel Attacks: Where Are We Standing?
Proceedings of the 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2021

Impact of Data Pre-Processing Techniques on Deep Learning Based Power Attacks.
Proceedings of the 16th International Conference on Design & Technology of Integrated Systems in Nanoscale Era, 2021

Revealing the Secrets of Spiking Neural Networks: The Case of Izhikevich Neuron.
Proceedings of the 24th Euromicro Conference on Digital System Design, 2021

GRINCH: A Cache Attack against GIFT Lightweight Cipher.
Proceedings of the Design, Automation & Test in Europe Conference & Exhibition, 2021

2020
S-NET: A Confusion Based Countermeasure Against Power Attacks for SBOX.
Proceedings of the Embedded Computer Systems: Architectures, Modeling, and Simulation, 2020

Guard-NoC: A Protection Against Side-Channel Attacks for MPSoCs.
Proceedings of the 2020 IEEE Computer Society Annual Symposium on VLSI, 2020

2018
Design of an Advanced System-on-Chip Architecture for Internet-Enabled Smart Mobile Devices.
Proceedings of the 30th International Conference on Microelectronics, 2018

2016
HyDRA: Hybrid Dynamically Reconfigurable Architecture for DSP Applications.
IEICE Trans. Electron., 2016

2014
Scalable design of microprogrammed digital FIR filter for sensor processing subsystem.
IEICE Electron. Express, 2014


  Loading...