Abdelkrim Kamel Oudjida
Orcid: 0000-0003-2923-7258
According to our database1,
Abdelkrim Kamel Oudjida
authored at least 20 papers
between 2000 and 2021.
Collaborative distances:
Collaborative distances:
Timeline
Legend:
Book In proceedings Article PhD thesis Dataset OtherLinks
On csauthors.net:
Bibliography
2021
Radix-2<sup>w</sup> Arithmetic for Scalar Multiplication in Elliptic Curve Cryptography.
IEEE Trans. Circuits Syst. I Regul. Pap., 2021
2020
Radix-2<sup> <i>r</i> </sup> recoding with common subexpression elimination for multiple constant multiplication.
IET Circuits Devices Syst., 2020
2018
IET Circuits Devices Syst., 2018
Survey on hardware implementation of random number generators on FPGA: Theory and experimental analyses.
Comput. Sci. Rev., 2018
2017
IET Circuits Devices Syst., 2017
Proceedings of the 15th IEEE International New Circuits and Systems Conference, 2017
2016
IEEE Trans. Circuits Syst. II Express Briefs, 2016
2015
Radix-2<sup>r</sup> Arithmetic for Multiplication by a Constant: Further Results and Improvements.
IEEE Trans. Circuits Syst. II Express Briefs, 2015
2014
Binary Arithmetic for Finite-Word-Length Linear Controllers : MEMS Applications. (Intégration sur électronique dédiée et embarquée du traitement du signal et de la commande pour les microsystemes appliqués à la microrobotique).
PhD thesis, 2014
IEEE Trans. Circuits Syst. II Express Briefs, 2014
A new binary arithmetic for finite-word-length linear controllers: MEMS applications.
Proceedings of the 9th International Design and Test Symposium, 2014
2013
A New High Radix-2<sup>r</sup> (<i>r</i> ≥ 8) Multibit Recoding Algorithm for Large Operand Size (<i>N</i> ≥ 32) Multipliers.
J. Low Power Electron., 2013
2012
A new high radix-2<sup>r</sup> (r≥8) multibit recoding algorithm for large operand size (N≥32) multipliers.
SIGARCH Comput. Archit. News, 2012
J. Low Power Electron., 2012
2011
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation, 2011
2010
Proceedings of the Integrated Circuit and System Design. Power and Timing Modeling, Optimization, and Simulation, 2010
2009
Proceedings of the 16th IEEE International Conference on Electronics, 2009
2008
Universal Low/Medium Speed I<sup>2</sup>C-Slave Transceiver: a Detailed FPGA Implementation.
J. Circuits Syst. Comput., 2008
2001
Proceedings of the 2001 8th IEEE International Conference on Electronics, 2001
2000
Synthesizing full-systolic arrays for matrix product on Xilinx's XC4000(E, EX) FPGAs (poster abstract).
Proceedings of the ACM/SIGDA International Symposium on Field Programmable Gate Arrays, 2000